ZHCSIH0B December 2017 – July 2019 LP87702-Q1
The LP87702-Q1 is controlled by a set of registers through the system serial interface port. This register map describes the default values for bits which are not read from OTP memory. The asterisk (*) marking indicates register bits which are updated from OTP memory during READ OTP state. OTP values for each orderable part number are described in a separate technical reference manual TRM.