ZHCSEW6G may 2013 – november 2020 DS90UB913A-Q1
PRODUCTION DATA
Figure 8-6 Coax Eye Diagram at 1.4-Gbps Line Rate (100-MHz Pixel Clock) from Deserializer CML Loop-through Output (CMLOUT±)
Figure 8-7 Coax Eye Diagram with 100-MHz TX Pixel Clock Overlay from Deserializer CML Loop-through Output (CMLOUT±)