產品詳細資料

Rating Catalog Architecture Gate driver Control interface 3xPWM, 6xPWM Vs (min) (V) 4.5 Vs ABS (max) (V) 65 Features Bootstrap Architecture for Gate Driver, HW based configuration, Supports 100% PWM Duty Cycle with Trickle Charge pump Operating temperature range (°C) -40 to 125
Rating Catalog Architecture Gate driver Control interface 3xPWM, 6xPWM Vs (min) (V) 4.5 Vs ABS (max) (V) 65 Features Bootstrap Architecture for Gate Driver, HW based configuration, Supports 100% PWM Duty Cycle with Trickle Charge pump Operating temperature range (°C) -40 to 125
WQFN (RUY) 28 16 mm² 4 x 4
  • 65-V Three Phase Half-Bridge Gate Driver
    • Drives 3 High-Side and 3 Low-Side N-Channel MOSFETs (NMOS)
    • 4.5 to 60-V Operating Voltage Range
    • Supports 100% PWM Duty Cycle with Trickle Charge pump
  • Bootstrap based Gate Driver Architecture
    • 1000-mA Maximum Peak Source Current
    • 2000-mA Maximum Peak Sink Current
  • Hardware interface provides simple configuration
  • Ultra-low power sleep mode <1 uA at 25 ̊C
  • 4-ns (typ) propagation delay matching between phases
  • Independent driver shutdown path (DRVOFF)
  • 65-V tolerant wake pin (nSLEEP)
  • Supports negative transients upto -10V on SHx
  • 6x and 3x PWM Modes
  • Supports 3.3-V, and 5-V Logic Inputs
  • Accurate LDO (AVDD), 3.3 V ±3%, 80 mA
  • Compact QFN Packages and Footprints
  • Adjustable VDS overcurrent threshold through VDSLVL pin
  • Adjustable deadtime through DT pin
  • Efficient System Design With Power Blocks
  • Integrated Protection Features
    • PVDD Undervoltage Lockout (PVDDUV)
    • GVDD Undervoltage (GVDDUV)
    • Bootstrap Undervoltage (BST_UV)
    • Overcurrent Protection (VDS_OCP, SEN_OCP)
    • Thermal Shutdown (OTSD)
    • Fault Condition Indicator (nFAULT)
  • 65-V Three Phase Half-Bridge Gate Driver
    • Drives 3 High-Side and 3 Low-Side N-Channel MOSFETs (NMOS)
    • 4.5 to 60-V Operating Voltage Range
    • Supports 100% PWM Duty Cycle with Trickle Charge pump
  • Bootstrap based Gate Driver Architecture
    • 1000-mA Maximum Peak Source Current
    • 2000-mA Maximum Peak Sink Current
  • Hardware interface provides simple configuration
  • Ultra-low power sleep mode <1 uA at 25 ̊C
  • 4-ns (typ) propagation delay matching between phases
  • Independent driver shutdown path (DRVOFF)
  • 65-V tolerant wake pin (nSLEEP)
  • Supports negative transients upto -10V on SHx
  • 6x and 3x PWM Modes
  • Supports 3.3-V, and 5-V Logic Inputs
  • Accurate LDO (AVDD), 3.3 V ±3%, 80 mA
  • Compact QFN Packages and Footprints
  • Adjustable VDS overcurrent threshold through VDSLVL pin
  • Adjustable deadtime through DT pin
  • Efficient System Design With Power Blocks
  • Integrated Protection Features
    • PVDD Undervoltage Lockout (PVDDUV)
    • GVDD Undervoltage (GVDDUV)
    • Bootstrap Undervoltage (BST_UV)
    • Overcurrent Protection (VDS_OCP, SEN_OCP)
    • Thermal Shutdown (OTSD)
    • Fault Condition Indicator (nFAULT)

The DRV8328 family of devices is an integrated gate driver for three-phase applications. The devices provide three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The device generates the correct gate drive voltages using an internal charge pump and enhances the high-side MOSFETs using a bootstrap circuit. A trickle charge pump is included to support 100% duty cycle. The Gate Drive architecture supports peak gate drive currents up to 1-A source and 2-A sink. The DRV8328 can operate from a single power supply and supports a wide input supply range of 4.5 to 60 V.

The 6x and 3x PWM modes allow for simple interfacing to controller circuits. The device has integrated accurate 3.3-V LDO that can be used to power external controller and can be used as reference for CSA. The configuration settings for the device are configurable through hardware (H/W) pins.

A low-power sleep mode is provided to achieve low quiescent current by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, GVDD fault, MOSFET overcurrent, MOSFET short circuit, and overtemperature. Fault conditions are indicated on nFAULT pin.

The DRV8328 family of devices is an integrated gate driver for three-phase applications. The devices provide three half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. The device generates the correct gate drive voltages using an internal charge pump and enhances the high-side MOSFETs using a bootstrap circuit. A trickle charge pump is included to support 100% duty cycle. The Gate Drive architecture supports peak gate drive currents up to 1-A source and 2-A sink. The DRV8328 can operate from a single power supply and supports a wide input supply range of 4.5 to 60 V.

The 6x and 3x PWM modes allow for simple interfacing to controller circuits. The device has integrated accurate 3.3-V LDO that can be used to power external controller and can be used as reference for CSA. The configuration settings for the device are configurable through hardware (H/W) pins.

A low-power sleep mode is provided to achieve low quiescent current by shutting down most of the internal circuitry. Internal protection functions are provided for undervoltage lockout, GVDD fault, MOSFET overcurrent, MOSFET short circuit, and overtemperature. Fault conditions are indicated on nFAULT pin.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
DRV8300 現行 具有自舉二極體的最大 100-V 簡單 3 相閘極驅動器 PVDD supply higher 5-100V
DRV8320 現行 65 V 最大 3 相智慧型閘極驅動器 PVDD supply 6-60V
DRV8323 現行 具電流分流放大器的 65-V 最大 3 相智慧型閘極驅動器 PVDD supply 6-60V with current sense amplifiers

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 日期
* Data sheet DRV8328 4.5 to 60 V Three-phase BLDC Gate Driver datasheet (Rev. C) PDF | HTML 2022年 10月 14日
Application brief Understanding Gate Driver Slew Rate Control, MOSFET Switching Optimization and Protection Features (Rev. A) PDF | HTML 2025年 12月 11日
Design guide 18-V, 600-W BLDC Motor Inverter Reference Design (Rev. A) PDF | HTML 2023年 12月 11日
Certificate DRV8328AEVM EU RoHS Declaration of Conformity (DoC) 2021年 12月 9日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DRV8328AEVM — DRV8328A 三相 PWM 馬達驅動器評估模組

DRV8328AEVM 是以 BLDC 馬達 DRV8328A 閘極驅動器為基礎的 30-A、3 相無刷 DC 驅動級。DRV8328 包含三個二極體以供靴帶運作,無需使用外部二極體。EVM 包括適用低側電流量測的電流分流放大器,以及能夠評估 DRV8328 裝置 (A、B、C 和 D) 所有變體的可配置性。其中包括開關、電位計和電阻器,以評估 VDS 過電流閾值、驅動器失效時間、整合式 LDO 輸出或閘極驅動器關機接腳等設定。

可向 EVM 提供最高 60V 電壓,DRV8328 整合式 LDO 則可產生靴帶式 GVDD 供應所需的閘極電壓。所有電源供應器的狀態 LED 及故障 LED (...)

使用指南: PDF | HTML
快速入門

MSP-MOTOR-CONTROL MSP firmware solutions for motor control

MSP Motor Control is a collection of software, tools and examples to spin motors in 30 minutes or less with MSPM0 Arm® Cortex® M0+ MCUs and popular motor driver solutions.

MSP Motor Control provides examples for supported hardware kits to spin brushed, stepper, and three-phase motors with sensored (...)

支援產品和硬體

支援產品和硬體

開始使用 下載選項
參考設計

TIDA-010251 — 18-V、600-W 無刷 DC 馬達變流器參考設計

此參考設計展示 600-W 功率級,適用於在無線工具中驅動三相無刷 DC (BLDC) 馬達,而此類馬達由電壓高達 21V 的 5 芯鋰離子電池供電。此設計為 60mm x 60mm 精巧型驅動器,可在無散熱器只透過自然對流的 20-kHz 切換頻率下提供 33-A RMS 連續電流,實作以感測器為基礎的梯形控制。此設計使用強化防護,包括 MOSFET 過電流和透過 VDS 監控的直通防護、切換電壓突波最佳化與電壓轉換率控制及過熱防護,展現 MOSFET 在安全運作區內的運作,
Design guide: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RUY) 28 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片