ZHCSFY7B January   2017  – December 2021 ADS58J64

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics
    6. 6.6  AC Performance
    7. 6.7  Digital Characteristics
    8. 6.8  Timing Characteristics
    9. 6.9  Typical Characteristics: 14-Bit Burst Mode
    10. 6.10 Typical Characteristics: Mode 2
    11. 6.11 Typical Characteristics: Mode 0
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Analog Inputs
      2. 7.3.2 Recommended Input Circuit
      3. 7.3.3 Clock Input
    4. 7.4 Device Functional Modes
      1. 7.4.1 Digital Features
        1. 7.4.1.1  Numerically Controlled Oscillators (NCOs) and Mixers
        2. 7.4.1.2  Decimation Filter
          1. 7.4.1.2.1 Stage-1 Filter
          2. 7.4.1.2.2 Stage-2 Filter
        3. 7.4.1.3  Mode 0: Decimate-by-4 With IQ Outputs and fS / 4 Mixer
        4. 7.4.1.4  Mode 1: Decimate-by-4 With IQ Outputs and 16-Bit NCO
        5. 7.4.1.5  Mode 2: Decimate-by-4 With Real Output
        6. 7.4.1.6  Mode 3: Decimate-by-2 Real Output With Frequency Shift
        7. 7.4.1.7  Mode 4: Decimate-by-4 With Real Output
        8. 7.4.1.8  Mode 6: Decimate-by-4 With IQ Outputs for up to 110 MHz of IQ Bandwidth
        9. 7.4.1.9  Mode 7: Decimate-by-4 With Real Output and Zero Stuffing
        10. 7.4.1.10 Mode 8: Burst Mode
        11. 7.4.1.11 Trigger Input
        12. 7.4.1.12 Manual Trigger Mode
        13. 7.4.1.13 Auto Trigger Mode
        14. 7.4.1.14 Overrange Indication
    5. 7.5 Programming
      1. 7.5.1 JESD204B Interface
      2. 7.5.2 JESD204B Initial Lane Alignment (ILA)
      3. 7.5.3 JESD204B Frame Assembly
      4. 7.5.4 JESD Output Switch
        1. 7.5.4.1 SerDes Transmitter Interface
        2. 7.5.4.2 SYNCb Interface
        3. 7.5.4.3 Eye Diagram
      5. 7.5.5 Device Configuration
        1. 7.5.5.1 Details of the Serial Interface
          1. 7.5.5.1.1 Register Initialization
        2. 7.5.5.2 Serial Register Write
        3. 7.5.5.3 Serial Read
    6. 7.6 Register Maps
      1. 7.6.1 Register Map
        1. 7.6.1.1 Register Description
          1. 7.6.1.1.1 GLOBAL Page Register Description
            1. 7.6.1.1.1.1 Register 00h (address = 00h) [reset = 0h], GLOBAL Page
            2. 7.6.1.1.1.2 Register 04h (address = 04h) [reset = 0h], GLOBAL Page
            3. 7.6.1.1.1.3 Register 11h (address = 11h) [reset = 0h], GLOBAL Page
            4. 7.6.1.1.1.4 Register 12h (address = 12h) [reset = 0h], GLOBAL Page
            5. 7.6.1.1.1.5 Register 13h (address = 13h) [reset = 0h], GLOBAL Page
          2. 7.6.1.1.2 DIGTOP Page Register Description
            1. 7.6.1.1.2.1  Register 64h (address = 64h) [reset = 0h], DIGTOP Page
            2. 7.6.1.1.2.2  Register 8Dh (address = 8Dh) [reset = 0h], DIGTOP Page
            3. 7.6.1.1.2.3  Register 8Eh (address = 8Eh) [reset = 0h], DIGTOP Page
            4. 7.6.1.1.2.4  Register 8Fh (address = 8Fh) [reset = 0h], DIGTOP Page
            5. 7.6.1.1.2.5  Register 90h (address = 90h) [reset = 0h], DIGTOP Page
            6. 7.6.1.1.2.6  Register 91h (address = 91h) [reset = 0h], DIGTOP Page
            7. 7.6.1.1.2.7  Register ABh (address = ABh) [reset = 0h], DIGTOP Page
            8. 7.6.1.1.2.8  Register ACh (address = ACh) [reset = 0h], DIGTOP Page
            9. 7.6.1.1.2.9  Register ADh (address = ADh) [reset = 0h], DIGTOP Page
            10. 7.6.1.1.2.10 Register AEh (address = AEh) [reset = 0h], DIGTOP Page
            11. 7.6.1.1.2.11 Register B7h (address = B7h) [reset = 0h], DIGTOP Page
          3. 7.6.1.1.3 ANALOG Page Register Description
            1. 7.6.1.1.3.1  Register 6Ah (address = 6Ah) [reset = 0h], ANALOG Page
            2. 7.6.1.1.3.2  Register 6Fh (address = 6Fh) [reset = 0h], ANALOG Page
            3. 7.6.1.1.3.3  Register 71h (address = 71h) [reset = 0h], ANALOG Page
            4. 7.6.1.1.3.4  Register 72h (address = 72h) [reset = 0h], ANALOG Page
            5. 7.6.1.1.3.5  Register 93h (address = 93h) [reset = 0h], ANALOG Page
            6. 7.6.1.1.3.6  Register 94h (address = 94h) [reset = 0h], ANALOG Page
            7. 7.6.1.1.3.7  Register 9Bh (address = 9Bh) [reset = 0h], ANALOG Page
            8. 7.6.1.1.3.8  Register 9Dh (address = 9Dh) [reset = 0h], ANALOG Page
            9. 7.6.1.1.3.9  Register 9Eh (address = 9Eh) [reset = 0h], ANALOG Page
            10. 7.6.1.1.3.10 Register 9Fh (address = 9Fh) [reset = 0h], ANALOG Page
            11. 7.6.1.1.3.11 Register AFh (address = AFh) [reset = 0h], ANALOG Page
          4. 7.6.1.1.4 SERDES_XX Page Register Description
            1. 7.6.1.1.4.1  Register 20h (address = 20h) [reset = 0h], SERDES_XX Page
            2. 7.6.1.1.4.2  Register 21h (address = 21h) [reset = 0h], SERDES_XX Page
            3. 7.6.1.1.4.3  Register 22h (address = 22h) [reset = 0h], SERDES_XX Page
            4. 7.6.1.1.4.4  Register 23h (address = 23h) [reset = 0h], SERDES_XX Page
            5. 7.6.1.1.4.5  Register 25h (address = 25h) [reset = 0h], SERDES_XX Page
            6. 7.6.1.1.4.6  Register 26h (address = 26h) [reset = 0h], SERDES_XX Page
            7. 7.6.1.1.4.7  Register 28h (address = 28h) [reset = 0h], SERDES_XX Page
            8. 7.6.1.1.4.8  Register 2Dh (address = 2Dh) [reset = 0h], SERDES_XX Page
            9. 7.6.1.1.4.9  Register 36h (address = 36h) [reset = 0h], SERDES_XX Page
            10. 7.6.1.1.4.10 Register 37h (address = 37h) [reset = 0h], SERDES_XX Page
            11. 7.6.1.1.4.11 Register 39h (address = 39h) [reset = 0h], SERDES_XX Page
            12. 7.6.1.1.4.12 Register 3Ah (address = 3Ah) [reset = 0h], SERDES_XX Page
            13. 7.6.1.1.4.13 Register 3Bh (address = 3Bh) [reset = 0h], SERDES_XX Page
            14. 7.6.1.1.4.14 Register 3Ch (address = 3Ch) [reset = 0h], SERDES_XX Page
            15. 7.6.1.1.4.15 Register 3Dh (address = 3Dh) [reset = 0h], SERDES_XX Page
            16. 7.6.1.1.4.16 Register 3Eh (address = 3Eh) [reset = 0h], SERDES_XX Page
            17. 7.6.1.1.4.17 Register 3Fh (address = 3Fh) [reset = 0h], SERDES_XX Page
            18. 7.6.1.1.4.18 Register 40h (address = 40h) [reset = 0h], SERDES_XX Page
            19. 7.6.1.1.4.19 Register 41h (address = 41h) [reset = 0h], SERDES_XX Page
            20. 7.6.1.1.4.20 Register 42h (address = 42h) [reset = 0h], SERDES_XX Page
          5. 7.6.1.1.5 CHX Page Register Description
            1. 7.6.1.1.5.1 Register 26h (address = 26h) [reset = 0h], CHX Page
            2. 7.6.1.1.5.2 Register 27h (address = 27h) [reset = 0h], CHX Page
            3. 7.6.1.1.5.3 Register 2Dh (address = 2Dh) [reset = 0h], CHX Page
            4. 7.6.1.1.5.4 Register 78h (address = 78h) [reset = 0h], CHX Page
            5. 7.6.1.1.5.5 Register 7Ah (address = 7Ah) [reset = 0h], CHX Page
            6. 7.6.1.1.5.6 Register 7Bh (address = 7Bh) [reset = 0h], CHX Page
            7. 7.6.1.1.5.7 Register 7Eh (address = 7Eh) [reset = 3h], CHX Page
          6. 7.6.1.1.6 ADCXX Page Register Description
            1. 7.6.1.1.6.1 Register 07h (address = 07h) [reset = FFh], ADCXX Page
            2. 7.6.1.1.6.2 Register 08h (address = 08h) [reset = 0h], ADCXX Page
            3. 7.6.1.1.6.3 Register D5h (address = D5h) [reset = 0h], ADCXX Page
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Start-Up Sequence
      2. 8.1.2 Hardware Reset
      3. 8.1.3 Frequency Planning
      4. 8.1.4 SNR and Clock Jitter
      5. 8.1.5 ADC Test Pattern
        1. 8.1.5.1 ADC Section
        2. 8.1.5.2 Transport Layer Pattern
        3. 8.1.5.3 Link Layer Pattern
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 接收文档更新通知
    2. 11.2 支持资源
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 术语表
  12. 12Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Typical Characteristics: 14-Bit Burst Mode

typical values are at TA = 25°C, full temperature range is from TMIN = –40°C to TMAX = +100°C, device sampling frequency = 1 GSPS, mode 8: 2x decimation with burst mode output, 50% clock duty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –1-dBFS differential input, and fIN = 190 MHz (unless otherwise noted)

GUID-4A81D06F-4953-465D-9ED2-762DB1B4CA2D-low.gif
fIN = 100 MHz, AIN = –1 dBFS, SNR = 69.57 dBFS, SFDR = 85.23 dBc, SFDR = 102.09 dBc (non 23)
Figure 6-2 FFT for 100-MHz Input Signal
GUID-BFC5B300-9366-4AC6-9040-977153E72C9C-low.gif
fIN = 190 MHz, AIN = –3 dBFS, SNR = 69.60 dBFS, SFDR = 88.45 dBc, SFDR = 99.78 dBc (non 23)
Figure 6-4 FFT for 190-MHz Input Signal
GUID-3A19E178-B225-44D3-87A1-EF9A551B26D4-low.gif
fIN = 190 MHz, AIN = –20 dBFS, SNR = 70.23 dBFS, SFDR = 81.71 dBc, SFDR = 81.71 dBc (non 23)
Figure 6-6 FFT for 190-MHz Input Signal
GUID-684423B9-AE04-4B9F-966D-1DBA6056E51B-low.gif
fIN = 270 MHz, AIN = –3 dBFS, SNR = 69.27 dBFS, SFDR = 82.98 dBc, SFDR = 95.4 dBc (non 23)
Figure 6-8 FFT for 270-MHz Input Signal
GUID-0050C857-1B4E-4820-B3C1-A4F42AC0413B-low.gif
fIN = 470 MHz, AIN = –3 dBFS, SNR = 68.21 dBFS, SFDR = 79.85 dBc, SFDR = 99.12 dBc (non 23)
Figure 6-10 FFT for 470-MHz Input Signal
GUID-E2E88246-DB7E-4A14-AD9E-6FC55EDDA50F-low.gif
fIN1 = 160 MHz, fIN2 = 170 MHz, IMD = 103.44 dBFS, each tone at –10 dBFS
Figure 6-12 FFT for Two-Tone Input Signal
GUID-1C1EA940-6D2E-48B1-AFA5-DF011632401F-low.gif
fIN1 = 340 MHz, fIN2 = 350 MHz, IMD = 95.08 dBFS, each tone at –10 dBFS
Figure 6-14 FFT for Two-Tone Input Signal
GUID-313E5B84-2C5C-4F3A-8226-DE64A2DBD7E3-low.gifFigure 6-16 HD3 vs Input Frequency
GUID-D8451837-AEC1-4F98-BD16-B14B962322AE-low.gifFigure 6-18 SNR vs Input Frequency and Temperature
GUID-6FDBB9F9-9EBB-4681-81B5-EB826F4B2D44-low.gifFigure 6-20 HD2 vs Input Frequency and Temperature
GUID-24982655-9782-46B5-BA41-FF21782BC435-low.gifFigure 6-22 HD3 vs Input Frequency and AVDD19 Supply
GUID-ECE639AB-3B92-47E8-82A8-4D40C7580617-low.gifFigure 6-24 HD3 vs Input Frequency and AVDD Supply
GUID-9F6ABDC8-8858-4792-BDB8-7BEC575EFFD9-low.gifFigure 6-26 HD3 vs Input Frequency and DVDD Supply
GUID-60C670AA-BEBA-4663-B7B3-1EFA66490CFA-low.gif
fIN = 370 MHz
Figure 6-28 Performance vs Input Signal Amplitude
GUID-BC7D26E0-54F9-4593-8072-B58C1C5DF6CB-low.gif
fIN1 = 340 MHz, fIN2 = 350 MHz
Figure 6-30 IMD vs Input Amplitude
GUID-8DC863F9-ADB8-48BB-998D-10FA32F8358F-low.gif
fIN = 190 MHz, AIN = –1 dBFS, fNoise = 5 MHz, ANoise = 50 mVPP
Figure 6-32 PSRR vs Power Supplies
GUID-75F8FDD7-AA5D-40AB-BE17-DD073E4A2228-low.gif
fIN = 190 MHz, AIN = –1 dBFS, fNoise = 5 MHz, ANoise = 50 mVPP
Figure 6-34 CMRR vs Noise Frequency
GUID-0E081671-4210-43BD-A2AA-C14AB7787B23-low.gif
fIN = 190 MHz, AIN = –1 dBFS, SNR = 69.23 dBFS, SFDR = 86.83 dBc, SFDR = 91.23 dBc (non 23)
Figure 6-3 FFT for 190-MHz Input Signal
GUID-F59A7C4E-432E-4D65-A27C-B16EF4C8A9D1-low.gif
fIN = 190 MHz, AIN = –10 dBFS, SNR = 70.05 dBFS, SFDR = 93.27 dBc, SFDR = 97.26 dBc (non 23)
Figure 6-5 FFT for 190-MHz Input Signal
GUID-5D37F3D5-3BEE-48A2-9467-696A2C0DAF41-low.gif
fIN = 230 MHz, AIN = –1 dBFS, SNR = 69.17 dBFS, SFDR = 85.29 dBc, SFDR = 89.30 dBc (non 23)
Figure 6-7 FFT for 230-MHz Input Signal
GUID-D52CFDCA-2BF6-447F-875C-6931912AF194-low.gif
fIN = 370 MHz, AIN = –3 dBFS, SNR = 68.36 dBFS, SFDR = 81.37 dBc, SFDR = 97.28 dBc (non 23)
Figure 6-9 FFT for 370-MHz Input Signal
GUID-9F5B16E5-FAE9-490C-A258-0AE741603BDF-low.gif
fIN1 = 160 MHz, fIN2 = 170 MHz, IMD = 102.68 dBFS, each tone at –7 dBFS
Figure 6-11 FFT for Two-Tone Input Signal
GUID-A42C5748-D98A-4E05-8471-ACDBBB740508-low.gif
fIN1 = 340 MHz, fIN2 = 350 MHz, IMD = 84.34 dBFS, each tone at –7 dBFS
Figure 6-13 FFT for Two-Tone Input Signal
GUID-6493B7AC-C2F8-49C2-A978-D121A2E7A1FA-low.gifFigure 6-15 SNR vs Input Frequency
GUID-CE48197E-F4BA-44D1-B7C8-05E80BEEA79F-low.gifFigure 6-17 HD2 vs Input Frequency
GUID-6FC5AA31-6E8A-487C-94BA-3C89E7E6DE55-low.gifFigure 6-19 HD3 vs Input Frequency and Temperature
GUID-A1F6D2A6-9289-459B-ABF6-2FA527C1BF99-low.gifFigure 6-21 SNR vs Input Frequency and AVDD19 Supply
GUID-493AFA05-7EB6-4DBF-8ECF-5D168527E8F5-low.gifFigure 6-23 SNR vs Input Frequency and AVDD Supply
GUID-B0B34E27-B033-4DCB-BC5D-1030A0ADA807-low.gifFigure 6-25 SNR vs Input Frequency and DVDD Supply
GUID-1EE6282F-4569-437A-942D-1BCE7D0A6157-low.gif
fIN = 190 MHz
Figure 6-27 Performance vs Input Signal Amplitude
GUID-40CDB401-C0DC-4D8C-8FB4-F61CDB2FC959-low.gif
fIN1 = 160 MHz, fIN2 = 170 MHz
Figure 6-29 IMD vs Input Amplitude
GUID-0A685D2E-F30E-46F1-A418-9C5100530E5E-low.gif
fIN = 190 MHz, AIN = –1 dBFS, fNoise = 5 MHz, ANoise = 50 mVPP, SFDR = 73.5 dBFS
Figure 6-31 Power-Supply Rejection Ratio FFT for 50-mV Noise on AVDD Supply
GUID-62111BFD-1AD4-4FDC-AB42-A291FE310572-low.gif
fIN = 190 MHz, AIN = –1 dBFS, fNoise = 5 MHz, ANoise = 50 mVPP, SFDR = 63.12 dBFS
Figure 6-33 Common-Mode Rejection Ratio FFT
GUID-B9B90C81-0042-49C8-ADAD-9CB3C277AD4F-low.gifFigure 6-35 Power Consumption vs Input Clock Rate