SDAA087A September 2025 – February 2026 AM2431 , AM2432 , AM2434 , AM3351 , AM3352 , AM3354 , AM3356 , AM3357 , AM3358 , AM3359 , AM620-Q1 , AM623 , AM625 , AM625-Q1 , AM625SIP , AM62A1-Q1 , AM62A3 , AM62A3-Q1 , AM62A7 , AM62A7-Q1 , AM62D-Q1 , AM62L , AM62P , AM62P-Q1 , AM6411 , AM6412 , AM6421 , AM6422 , AM6441 , AM6442 , AM67 , AM67A
The document includes design guidelines that are applicable to custom board design simulation for high speed parallel interfaces. The interfaces support different buffer types (for example: LVCMOS, SDIO, eMMCPHY, or other buffer types, and determines the electrical characteristics) associated with the terminals (pins). Refer to the pin attributes section of the processor-specific data sheet for supported buffer types and the timing and switching characteristics section for the supported speed.
The guidelines can be used for commonly simulated peripherals including eMMC (up to HS200), MMC SD card, MMC SDIO, OSPI, QSPI, and RGMII (Ethernet interface). The simulation approach can be extended to DPI, GPMC, SPI, or other on-board peripheral interfaces. The high speed parallel interface specifications for many of the peripherals are based on JEDEC standards.