ZHCSS31 september 2020 TSB41BA3F-EP
PRODUCTION DATA
Figure 8-1 Test Load
Diagram
Figure 8-2 Dx, CTLx,
LREQ Input Setup and Hold Time Waveforms
Figure 8-3 Dx and
CTLx Output Delay Relative to xCLK Waveforms