ZHCSUF1 January   2024 TPS7H3014-SP

ADVANCE INFORMATION  

  1.   1
  2. 特性
  3. 应用
  4. 说明
  5. Device Options
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Quality Conformance Inspection
    8. 6.8 Typical Characteristics
  8. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Input Voltage (IN), VLDO and REFCAP
        1. 7.3.1.1 Undervoltage Lockout (VPOR_IN < VIN < UVLO)
        2. 7.3.1.2 Power-On Reset (VIN < VPOR_IN )
      2. 7.3.2 SENSEx Inputs
        1. 7.3.2.1 VTH_SENSEX and VONx
        2. 7.3.2.2 IHYS_SENSEx and VOFFx
        3. 7.3.2.3 Top and Bottom Resistive Divider Design Equations
      3. 7.3.3 Output Stages (ENx,SEQ_DONE,PWRGD,PULL_UP1 and PULL_UP2)
      4. 7.3.4 User-Programmable TIMERS
        1. 7.3.4.1 DLY_TMR
        2. 7.3.4.2 REG_TMR
      5. 7.3.5 UP and DOWN
      6. 7.3.6 FAULT
      7. 7.3.7 State Machine
    4. 7.4 Daisy Chain
  9. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Self Contained – Sequence UP and DOWN
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Input Power Supplies and Decoupling Capacitors
          2. 8.2.1.2.2 UP and DOWN Thresholds
          3. 8.2.1.2.3 SENSEx Thresholds
        3. 8.2.1.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 接收文档更新通知
    3. 9.3 支持资源
    4. 9.4 Trademarks
    5. 9.5 静电放电警告
    6. 9.6 术语表
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Timing Requirements

Over 3V ≤ VIN ≤ 14V, RDLY_TMR = 10kΩ, RREG_TMR = 10kΩ, CREFCAP = 470nF, CVLDO = 1µF, VPULL_UP1 = 3.3V, VPULL_UP2 = 3.3V, CPULL_UP1 = 1µF, CPULL_UP2 = 1µF, over temperature range (T= –55°C to 125°C) unless otherwise noted; includes group E radiation testing at T= 25°C for RHA devices (1)
PARAMETER TEST CONDITIONS SUB-GROUP (2) MIN TYP MAX UNIT
tStart_up_delay Start-up delay time (3) VREFCAP ≥ 1.1V 1, 2, 3 2.8 ms
tpd_ENx ENx propagation delay DLY_TMR = Open,
VOVERDRIVE = 10mV,
VPULL_UPx=1.6V,
from 50% of IN to 50% OUT

1, 2, 3

3.4 6.5 µs
tpd_SEQ_DONE SEQ_DONE propagation delay DLY_TMR = Open, VOVERDRIVE = 10mV
1, 2, 3

3.4 6.5
tpd_PWRGD PWRGD propagation delay DLY_TMR = Open, VOVERDRIVE = 10mV
1, 2, 3

3.4 6.5
tpd_SM_FAULT State machine fault propagation delay Out of order fault
1, 2, 3

3.4 4.3
tMIN_UP VUP rising minimum time for valid UP  4, 5, 6 0.27 0.7 µs
tMIN_DOWN VDOWN rising minimum time for valid DOWN 4, 5, 6 0.42 0.9
th_VTH_RISE Rising theshold on VSENSEx hold time 4, 5, 6 0.84 1.6 µs
th_VTH_FALL Falling theshold on VSENSEx hold time 4, 5, 6 0.35 1 µs
See the 5962R23201VXC SMD (standard microcircuit drawing) for additional information on the RHA devices (coming later)
For subgroup definitions, see Quality Conformance Inspection table.
During the power-on, VIN must be at or above VIN (MIN) for at least tStart_up_delay for all internal references to be within specification.