ZHCSUF1 January   2024 TPS7H3014-SP

ADVANCE INFORMATION  

  1.   1
  2. 特性
  3. 应用
  4. 说明
  5. Device Options
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Quality Conformance Inspection
    8. 6.8 Typical Characteristics
  8. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Input Voltage (IN), VLDO and REFCAP
        1. 7.3.1.1 Undervoltage Lockout (VPOR_IN < VIN < UVLO)
        2. 7.3.1.2 Power-On Reset (VIN < VPOR_IN )
      2. 7.3.2 SENSEx Inputs
        1. 7.3.2.1 VTH_SENSEX and VONx
        2. 7.3.2.2 IHYS_SENSEx and VOFFx
        3. 7.3.2.3 Top and Bottom Resistive Divider Design Equations
      3. 7.3.3 Output Stages (ENx,SEQ_DONE,PWRGD,PULL_UP1 and PULL_UP2)
      4. 7.3.4 User-Programmable TIMERS
        1. 7.3.4.1 DLY_TMR
        2. 7.3.4.2 REG_TMR
      5. 7.3.5 UP and DOWN
      6. 7.3.6 FAULT
      7. 7.3.7 State Machine
    4. 7.4 Daisy Chain
  9. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Self Contained – Sequence UP and DOWN
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Input Power Supplies and Decoupling Capacitors
          2. 8.2.1.2.2 UP and DOWN Thresholds
          3. 8.2.1.2.3 SENSEx Thresholds
        3. 8.2.1.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 接收文档更新通知
    3. 9.3 支持资源
    4. 9.4 Trademarks
    5. 9.5 静电放电警告
    6. 9.6 术语表
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Application Curves

GUID-20231221-SS0I-44HV-HBX3-7N9TMQHL1GFT-low.svg Figure 8-2 VIN vs Time During Sequence UP
GUID-20231221-SS0I-3LLD-NQ33-GD7H16VJL9FH-low.svg Figure 8-3 EN1 and VOUT1 vs Time During Sequence UP
GUID-20231222-SS0I-MSKK-NTCJ-8Z41DXP9QVN7-low.svg Figure 8-4 EN2 and VOUT2 vs Time During Sequence UP
GUID-20231222-SS0I-ZCRF-RVDC-FJSDTR9BLWL3-low.svg Figure 8-5 EN3 and VOUT3 vs Time During Sequence UP
GUID-20231222-SS0I-L5MT-HT9S-PV0TC95KLMV1-low.svg Figure 8-6 EN4 and VOUT4 vs Time During Sequence UP
GUID-20231222-SS0I-7DQL-14RW-TC1BJJ84TRXS-low.svg Figure 8-7 PWRGD and SEQ_DONE vs Time During Sequence UP
GUID-20231222-SS0I-HLNC-P7VM-X22WZ4JHSZM5-low.svg Figure 8-8 VIN vs Time During Sequence DOWN
GUID-20231222-SS0I-WNCX-9X75-JPHD6NLMQLKQ-low.svg Figure 8-9 PWRGD and SEQ_DONE vs Time During Sequence DOWN
GUID-20231222-SS0I-0WDC-FJ6G-JDBL8HNF005S-low.svg Figure 8-10 EN4 and VOUT4 vs Time During Sequence DOWN
GUID-20231222-SS0I-685V-C5XC-7FTGDDWRMNCK-low.svg Figure 8-11 EN3 and VOUT3 vs Time During Sequence DOWN
GUID-20231222-SS0I-7LXW-TM0C-LMPX1ZHLZR34-low.svg Figure 8-12 EN2 and VOUT2 vs Time During Sequence DOWN
GUID-20231222-SS0I-8JM3-KNVK-FQBZ3JSCJBC2-low.svg Figure 8-13 EN1 and VOUT1 vs Time During Sequence DOWN