ZHCSRK4A April   2020  – September 2020 CC2640R2L

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Functional Block Diagram
  5. 5 Revision History
  6. 6 Device Comparison
    1. 6.1 Related Products
  7. 7 Terminal Configuration and Functions
    1. 7.1 Pin Diagram – RGZ Package
    2. 7.2 Signal Descriptions – RGZ Package
    3. 7.3 Pin Diagram – RHB Package
    4. 7.4 Signal Descriptions – RHB Package
  8. 8 Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Power Consumption Summary
    5. 8.5  General Characteristics
    6. 8.6  125-kbps Coded (Bluetooth 5) – RX
    7. 8.7  125-kbps Coded (Bluetooth 5) – TX
    8. 8.8  500-kbps Coded (Bluetooth 5) – RX
    9. 8.9  500-kbps Coded (Bluetooth 5) – TX
    10. 8.10 1-Mbps GFSK (Bluetooth low energy) – RX
    11. 8.11 1-Mbps GFSK (Bluetooth low energy) – TX
    12. 8.12 2-Mbps GFSK (Bluetooth 5) – RX
    13. 8.13 2-Mbps GFSK (Bluetooth 5) – TX
    14. 8.14 24-MHz Crystal Oscillator (XOSC_HF)
    15. 8.15 32.768-kHz Crystal Oscillator (XOSC_LF)
    16. 8.16 48-MHz RC Oscillator (RCOSC_HF)
    17. 8.17 32-kHz RC Oscillator (RCOSC_LF)
    18. 8.18 ADC Characteristics
    19. 8.19 Temperature Sensor
    20. 8.20 Battery Monitor
    21. 8.21 Synchronous Serial Interface (SSI)
    22. 8.22 DC Characteristics
    23. 8.23 Thermal Resistance Characteristics
    24. 8.24 Timing Requirements
    25. 8.25 Switching Characteristics
    26. 8.26 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1  Overview
    2. 9.2  Functional Block Diagram
    3. 9.3  Main CPU
    4. 9.4  RF Core
    5. 9.5  Memory
    6. 9.6  Debug
    7. 9.7  Power Management
    8. 9.8  Clock Systems
    9. 9.9  General Peripherals and Modules
    10. 9.10 Voltage Supply Domains
    11. 9.11 System Architecture
  10. 10Application, Implementation, and Layout
    1. 10.1 Application Information
    2. 10.2 5 × 5 External Differential (5XD) Application Circuit
      1. 10.2.1 Layout
  11. 11Device and Documentation Support
    1. 11.1  Device Nomenclature
    2. 11.2  Tools and Software
    3. 11.3  Documentation Support
    4. 11.4  支持资源
    5. 11.5  Texas Instruments Low-Power RF Website
    6. 11.6  Low-Power RF eNewsletter
    7. 11.7  Trademarks
    8. 11.8  静电放电警告
    9. 11.9  Export Control Notice
    10. 11.10 术语表
  12. 12Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

8.18 ADC Characteristics

Tc = 25°C, VDDS = 3.0 V and voltage scaling enabled, unless otherwise noted.#SWRS1588086
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Input voltage range 0 VDDS V
Resolution 12 Bits
Sample rate 200 ksps
Offset Internal 4.3-V equivalent reference#SWRS1581434 2 LSB
Gain error Internal 4.3-V equivalent reference#SWRS1581434 2.4 LSB
DNL#SWRS1581757 Differential nonlinearity >–1 LSB
INL#SWRS1581609 Integral nonlinearity ±3 LSB
ENOB Effective number of bits Internal 4.3-V equivalent reference#SWRS1581434, 200 ksps,
9.6-kHz input tone		 9.8 Bits
VDDS as reference, 200 ksps, 9.6-kHz input tone 10
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone		 11.1
THD Total harmonic distortion Internal 4.3-V equivalent reference#SWRS1581434, 200 ksps,
9.6-kHz input tone		 –65 dB
VDDS as reference, 200 ksps, 9.6-kHz input tone –69
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone		 –71
SINAD,
SNDR		 Signal-to-noise
and
Distortion ratio		 Internal 4.3-V equivalent reference#SWRS1581434, 200 ksps,
9.6-kHz input tone		 60 dB
VDDS as reference, 200 ksps, 9.6-kHz input tone 63
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone		 69
SFDR Spurious-free dynamic range Internal 4.3-V equivalent reference#SWRS1581434, 200 ksps,
9.6-kHz input tone		 67 dB
VDDS as reference, 200 ksps, 9.6-kHz input tone 68
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone		 73
Conversion time Serial conversion, time-to-output, 24-MHz clock 50 clock-cycles
Current consumption Internal 4.3-V equivalent reference#SWRS1581434 0.66 mA
Current consumption VDDS as reference 0.75 mA
Reference voltage Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TIRTOS API in order to include the gain/offset compensation factors stored in FCFG1. 4.3#SWRS1581434#SWRS1586440 V
Reference voltage Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TIRTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows:
Vref = 4.3 V × 1408 / 4095		 1.48 V
Reference voltage VDDS as reference (Also known as RELATIVE) (input voltage scaling enabled) VDDS V
Reference voltage VDDS as reference (Also known as RELATIVE) (input voltage scaling disabled) VDDS / 2.82#SWRS1586440 V
Input impedance 200 ksps, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time >1 MΩ
(1) Using IEEE Std 1241™-2010 for terminology and test methods.
(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V.
(3) No missing codes. Positive DNL typically varies from +0.3 to +3.5, depending on device (see GUID-6AE5A0E1-BB90-4FC4-B0E3-55D2C13E7CE5.html#SWRS1586497).
(5) Applied voltage must be within absolute maximum ratings (GUID-964EEC32-6F96-42B8-9C7F-3C761385C23B.html#GUID-964EEC32-6F96-42B8-9C7F-3C761385C23B) at all times.