ZHCSR17 january 2023 ADS9218
ADVANCE INFORMATION
The ADS921x features a high-speed serial LVDS data interface with 2-lane and 1-lane options for data output. The host can configure the output data frame width to 20 bits or 24 bits with the single-data rate (SDR) and double-data rate (DDR) modes.
The ADS921x generates a data clock DCLK that is a multiple of the ADC sampling clock SMPL_CLK. The data clock frequency depends on the number of data output lanes (1 or 2), data frame width (20 bit or 24 bit) and data rate (SDR or DDR). Equation 1 calculates the DCLK speed. Table 7-2 lists the possible values for the output data clock frequency.
ADC CHANNELS | DATA FRAME WIDTH (Bits) | DATA RATE (1 = SDR, 2 = DDR) | OUTPUT LANES | SMPL_CLK MULTIPLIER | DCLK (SMPL_CLK = 5 MHz) | DCLK (SMPL_CLK = 10 MHz) |
---|---|---|---|---|---|---|
2 | 24 | 1 | 1 | 48 | 240 MHz | 480 MHz |
2 | 24 | 120 MHz | 240 MHz | |||
2 | 1 | 24 | 120 MHz | 240 MHz | ||
2 | 12 | 60 MHz | 120 MHz | |||
20 | 1 | 1 | 40 | 200 MHz | 400 MHz | |
2 | 20 | 100 MHz | 200 MHz | |||
2 | 1 | 20 | 100 MHz | 200 MHz | ||
2 | 10 | 50 MHz | 100 MHz |