SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
There is a shallow FIFO on the source side for each of command, write data, write status, and read data to ease timing integration and reduce stalls.