SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
Figure 8-43 shows the DDR controller blocks along with the DDR PHY and MSMC2DDR bridge.