SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
The GTC is essentially comprised of a 64-bit up counter, a Gray encoder, a 64-bit multiplexer, and memory-mapped control registers. Figure 12-2825 shows a high-level block diagram of the GTC.