• Menu
  • Product
  • Email
  • PDF
  • Order now

  • KeyStone Multicore Device Family Schematic Checklist

    • SPRACL9 May   2019 66AK2E05 , 66AK2H06 , 66AK2H12 , 66AK2H14 , AM5K2E02 , AM5K2E04 , TMS320C6652 , TMS320C6654 , TMS320C6655 , TMS320C6657 , TMS320C6670 , TMS320C6671 , TMS320C6672 , TMS320C6674 , TMS320C6678

       

  • CONTENTS
  • SEARCH
  • KeyStone Multicore Device Family Schematic Checklist
  1.   KeyStone Multicore Device Family Schematic Checklist
    1.     Trademarks
    2. 1 Introduction
    3. 2 Hardware Design Guide
    4. 3 Device Comparison
      1. 3.1 KeyStone II Devices
      2. 3.2 KeyStone I Devices
    5. 4 Power Management Solutions
    6. 5 Recommendations Specific to all KeyStone Devices
      1. 5.1 EVM vs Data Sheet
      2. 5.2 Critical Connections
        1. 5.2.1 Power
        2. 5.2.2 Clocking
        3. 5.2.3 LJCB Differential Clock Inputs
        4. 5.2.4 Clock Termination
        5. 5.2.5 Unused Clock Inputs
        6. 5.2.6 Reset
        7. 5.2.7 GPIO/Boot Configuration
        8. 5.2.8 JTAG and EMU
    7. 6 Peripherals
      1. 6.1 DDR3 Interface
        1. 6.1.1  EMIF16
        2. 6.1.2  SerDes
        3. 6.1.3  HyperLink
        4. 6.1.4  PCIe
        5. 6.1.5  SRIO
        6. 6.1.6  SGMII
        7. 6.1.7  MDIO
        8. 6.1.8  TSIP
        9. 6.1.9  I2C
        10. 6.1.10 SPI
        11. 6.1.11 UART
        12. 6.1.12 I/O Buffers and Termination
    8. 7 Recommendations Specific to KeyStone II Devices
      1. 7.1 Peripherals
        1. 7.1.1 USB
    9. 8 General Recommendations
      1. 8.1 Before You Begin
        1. 8.1.1 Documentation
        2. 8.1.2 Pinout
    10. 9 References
  2. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

APPLICATION NOTE

KeyStone Multicore Device Family Schematic Checklist

KeyStone™ Multicore Device Family Schematic Checklist

This application report highlights design topics that should be addressed by all board designers. It shows examples and documents that specifically reference KeyStone-I and KeyStone-II devices.

Trademarks

KeyStone, SmartReflex are registered trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

1 Introduction

This article applies to the devices listed below. Product documentation is available on the product pages available at each link.

KeyStone-I DSPs

  • TMS320C6652
  • TMS320C6654
  • TMS320C6655
  • TMS320C6657
  • TMS320C6670
  • TMS320C6671
  • TMS320C6672
  • TMS320C6674
  • TMS320C6678

KeyStone-II Devices

  • 66AK2H14
  • 66AK2H12
  • 66AK2H06
  • AM5K2E04
  • AM5K2E02
  • 66AK2E05
  • 66AK2E02

2 Hardware Design Guide

For more details about design ideas and recommendations, the hardware design guide is referenced.

  • For the KeyStone I hardware design guide, see the Hardware design guide for KeyStone I devices.
  • For the KeyStone II hardware design guide, see the Hardware design guide for KeyStone II devices.

3 Device Comparison

Table 1 and Table 2 do not provide an all-encompassing feature list. It is intended to show differences between the devices in order to know which sections of this document apply to your specific device. Features common to all devices such as EMIF16, 1GbE Switch, general-purpose input/output (GPIO), inter-integrated circuit (I2C), serial peripheral interface (SPI), universal asynchronous receiver/transmitter (UART), and so forth are not shown. The chart is color coded to emphasize the groups of devices that are pin-for-pin compatible.

3.1 KeyStone II Devices

Table 1. KeyStone II Devices

Device Arm
Cortex-A15		 C66x PLL DDR3 Hyperlink PCIe SRIO TSIP 10-GbE Coprocessor USB 3.0 McBSP UPP AIF2 Package
66AK2H14 4 8 5 2x72 bit 2 1 x2 x4 NO YES 1x NETCP
(PA, SA)		 1 NO NO NO 1517-ball FCBGA (AAW)
66AK2H12 4 8 5 2x72 bit 2 1 x2 x4 NO NO 1x NETCP
(PA, SA)		 1 NO NO NO
66AK2H06 2 4 5 2x72 bit 2 1 x2 x4 NO NO 1x NETCP
(PA, SA)		 1 NO NO NO
AM5K2E04 4 NO 3 1x72 bit 1 2 x2 NO YES NO 1x NETCP
(PA2, SA2)		 2 NO NO NO 1089-ball FCBGA (ABD)
AM5K2E02 2 NO 3 1x72 bit 1 2 x2 NO SYE NO 1x NETCP
(PA2, SA2)		 2 NO NO NO
66AK2E05 4 1 3 1x72 bit 1 2 x2 NO YES NO 1x NETCP
(PA2, SA2)		 2 NO NO NO
66AK2E02 1 1 3 1x72 bit 1 2 x2 NO YES NO 1x NETCP
(PA2, SA2)		 2 NO NO NO

3.2 KeyStone I Devices

Table 2. KeyStone I Devices

Device Arm
Cortex-A15		 C66x PLL DDR3 Hyperlink PCIe SRIO TSIP 10-GbE Coprocessor USB 3.0 McBSP UPP AIF2 Package
TMS320C6654 NO 1 2 1x36 bit NO x2 NO NO NO NO NO x2 YES NO 625-ball FCBGA (CZH)
TMS320C6652 NO 1 2 1x36 bit NO NO NO NO NO NO NO x2 YES NO
TMS320C6655 NO 1 2 1x36 bit 1 x2 x4 NO NO TCP3d,
2x VCP2		 NO x2 YES NO
TMS320C6657 NO 2 2 1x36 bit 1 x2 x4 NO NO TCP3d,
2x VCP2		 NO x2 YES NO
TMS320C6671 NO 1 3 1x72 bit 1 x2 x4 x2 NO NETCP NO NO NO NO 841-ball FCBGA (CYP)
TMS320C6672 NO 2 3 1x72 bit 1 x2 x4 x2 NO NETCP NO NO NO NO
TMS320C6674 NO 4 3 1x72 bit 1 x2 x4 x2 NO NETCP NO NO NO NO
TMS320C6678 NO 8 3 1x72 bit 1 x2 x4 x2 NO NETCP NO NO NO NO

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale