SLAU857A May   2021  – July 2021 MSP430FR2476 , MSP430FR2512 , MSP430FR2522 , MSP430FR2532 , MSP430FR2533 , MSP430FR2632 , MSP430FR2633 , MSP430FR2672 , MSP430FR2673 , MSP430FR2675 , MSP430FR2676

 

  1.   1
  2.   2
    1.     3
    2.     4
  3.   5
    1.     6
    2.     7
    3.     8
  4.   9
    1.     10
      1.      11
      2.      12
      3.      13
    2.     14
    3.     15
  5.   16
    1.     17
      1.      18
      2.      19
        1.       20
        2.       21
        3.       22
      3.      23
    2.     24
      1.      25
      2.      26
  6.   27
    1.     28
      1.      29
      2.      30
      3.      31
      4.      32
      5.      33
    2.     34
      1.      35
      2.      36
      3.      37
    3.     38
    4.     39
      1.      40
      2.      41
      3.      42
      4.      43
      5.      44
    5.     45
    6.     46
      1.      47
      2.      48
      3.      49
      4.      50
      5.      51
  7.   52
    1.     53
    2.     54
    3.     55
    4.     56
    5.     57
  8.   58
  9.   59

Terms and Abbreviations

Term Definition
Base capacitance The parasitic capacitance of the sensor before the finger touches it
BSL Bootloader
CAP I/O A pin on an MSP430™ MCU that is dedicated to the capacitive touch function
CapTIvate TI’s capacitive touch design system
FRAM Ferroelectric RAM (also FeRAM or F-RAM)
GUI Graphical user interface
IDE Integrated development environment
JTAG JTAG (named after the Joint Test Action Group) is an industry standard for verifying designs, testing printed circuit boards programming and debugging after manufacture
LPM0, LPM3, LPM4 Different low-power modes of MSP430 MCUs. For specific power consumption, see the device-specific data sheet.
MSP Mixed signal processor
NVM Nonvolatile memory
Rx In mutual-capacitance mode or self-capacitance mode, the pin or electrode responsible for charging from the parasitic capacitance to the internal reference capacitance of the MCU.
SBW 2-wire Spy-Bi-Wire interface, a typical JTAG interface for MSP430 MCUs
Tx In mutual-capacitance or self-capacitance mode, the pin or electrode responsible for charging the parasitic capacitance.