ZHCS020J January   2011  – March 2021 OPA2835 , OPA835

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparision Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information: OPA835
    5. 7.5 Thermal Information: OPA2835
    6. 7.6 Electrical Characteristics: VS = 2.7 V
    7. 7.7 Electrical Characteristics: VS = 5 V
    8. 7.8 Typical Characteristics: VS = 2.7 V
    9. 7.9 Typical Characteristics: VS = 5 V
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Common-Mode Voltage Range
      2. 8.3.2 Output Voltage Range
      3. 8.3.3 Power-Down Operation
      4. 8.3.4 Low-Power Applications and the Effects of Resistor Values on Bandwidth
      5. 8.3.5 Driving Capacitive Loads
    4. 8.4 Device Functional Modes
      1. 8.4.1 Split-Supply Operation (±1.25 V to ±2.75 V)
      2. 8.4.2 Single-Supply Operation (2.5 V to 5.5 V)
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1  Noninverting Amplifier
      2. 9.1.2  Inverting Amplifier
      3. 9.1.3  Instrumentation Amplifier
      4. 9.1.4  Attenuators
      5. 9.1.5  Single-Ended to Differential Amplifier
      6. 9.1.6  Differential to Single-Ended Amplifier
      7. 9.1.7  Differential-to-Differential Amplifier
      8. 9.1.8  Gain Setting With OPA835 RUN Integrated Resistors
      9. 9.1.9  Pulse Application With Single-Supply
      10. 9.1.10 ADC Driver Performance
    2. 9.2 Typical Application
      1. 9.2.1 Audio Frequency Performance
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Active Filters
        1. 9.2.2.1 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Development Support
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Related Links
    4. 12.4 Receiving Notification of Documentation Updates
    5. 12.5 支持资源
    6. 12.6 Trademarks
    7. 12.7 Electrostatic Discharge Caution
    8. 12.8 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

9.1.5 Single-Ended to Differential Amplifier

Figure 9-2 shows an amplifier circuit that converts single-ended signals to differential signals and provides gain and level shifting. This circuit can convert signals to differential in applications such as driving Cat5 cabling or driving differential-input SAR and ΔΣ ADCs.

By setting VIN = VREF + VSIG, then the output of the amplifier may be calculated according to Equation 4.

Equation 4. GUID-A6BCD33F-4419-4A60-868F-A75F9FE82005-low.gif

The differential-signal gain of the circuit is 2 × G, and VREF provides a reference around which the output signal swings. The differential output signal is in-phase with the single-ended input signal.

GUID-E7EAF311-5674-487B-9DB5-BD124C13926C-low.gifFigure 9-2 Single-Ended to Differential Amplifier

Line termination on the output can be accomplished with resistors RO. The differential impedance seen from the line will be 2 × RO. For example, if 100-Ω Cat5 cable is used with double termination, the amplifier is typically set for a differential gain of 2 V/V (6 dB) with RF = 0 Ω (short) RG = ∞Ω (open), 2R = 2 kΩ, R1 = 0 Ω, R = 1 kΩ to balance the input bias currents, and RO = 49.9 Ω for output line termination. This configuration is shown in Figure 9-3.

For driving a differential-input ADC the situation is similar, but the output resistors, RO, are selected with a capacitor across the ADC input for optimum filtering and settling-time performance.

GUID-A4EB26C7-F19A-40DE-AB06-96B04C06B447-low.gifFigure 9-3 Cat5 Line Driver With Gain = 2 V/V (6 dB)