ZHCSK81A September   2019  – October 2020 TPS65296

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 PWM Operation and D-CAP3 Control
      2. 7.3.2 Advanced Eco-mode Control
      3. 7.3.3 Soft Start and Prebiased Soft Start
      4. 7.3.4 Power Good
      5. 7.3.5 Overcurrent Protection and Undervoltage Protection
      6. 7.3.6 Overvoltage Protection
      7. 7.3.7 UVLO Protection
      8. 7.3.8 Output Voltage Discharge
      9. 7.3.9 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Light Load Operation for VDD1 Buck and VDD2 Buck
      2. 7.4.2 Output State Control
      3. 7.4.3 Output Sequence Control
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 External Component Selection
          1. 8.2.2.1.1 Inductor Selection
          2. 8.2.2.1.2 Output Capacitor Selection
          3. 8.2.2.1.3 Input Capacitor Selection
          4. 8.2.2.1.4 Bootstrap Capacitor and Resistor Selection
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
    2. 11.2 Support Resources
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.5 Electrical Characteristics

TJ=-40oC to 125oC, VPVIN=12V, VPVIN_VDD1=5V (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
INPUT SUPPLY VOLTAGE
IVCC_5VVCC_5V supply currentVVDD_EN = VVDDQ_EN = 0 V5µA
VVDD_EN = 5 V, VVDDQ_EN = 0 V, no load110µA
VVDD_EN = VVDDQ_EN = 5 V, no load150µA
VINPVIN input voltage range4.518V
UVLO
UVLOVCC_5V under-voltage lockoutWake up VCC_5V voltage4.14.5V
Shut down VCC_5V voltage3.33.6V
Hysteresis VCC_5V voltage500mV
VDD2
VVDD2SNSVDD2 sense voltage1.11.1151.13V
IVDD2SNSVDD2SNS input currentVVDD2SNS =1.1 V40µA
IVDD2DISVDD2 discharge currentVVDD_EN = VVDDQ_EN = 0 V, VVDD2SNS = 0.5 V12mA
tVDD2SSVDD2 soft-start time1.62.65ms
tVDD2DLYVDD2 ramp up delay time1.323.5ms
RDSONHHigh-side switch resistanceTJ = 25°C, VVCC_5V = 5V22mΩ
RDSONLLow-side switch resistanceTJ = 25°C, VVCC_5V = 5V8.6mΩ
IVDD2OCLLow-side valley current limitedVOUT = 1.1 V, L = 0.68 µH8.29.811.5A
fswVDD2 switching freqency600kHz
tOFF(MIN)Minimum off time198ns
PGOOD (VDD2, VDD1)
VTHPGPGOOD thresholdVDD2SNS / VDD1SNS falling (Fault)87%
VDD2SNS / VDD1SNS rising (Good)93%
VDD2SNS / VDD1SNS rising (Fault)115%
VDD2SNS / VDD1SNS falling (Good)110%
IPGMAXPG sink currentVPGOOD =0.5V, VVDD_EN =VVDDQ_EN = 5 V, no load46mA
tPGDLYPG start-up delayPG from low to high1ms
VDD1
VVDD1SNSVDD1 sense voltage1.751.81.85V
IVDD1SNSVDD1SNS input currentVVDD1SNS =1.8 V20µA
IVDD1DISVDD1 discharge currentVVDD_EN = VVDDQ_EN = 0 V, VVDD1SNS = 0.5 V12mA
tVDD1SSVDD1 soft-start time1.02ms
RDSONHHigh-side switch resistanceTJ = 25°C, VPVIN_VDD1 = 5V, VVCC_5V = 5V150mΩ
RDSONLLow-side switch resistanceTJ = 25°C, VPVIN_VDD1=5V, VVCC_5V = 5V120mΩ
IVDD1OCLLow-side valley current limitedVVDD1SNS = 1.8 V, L = 4.7 µH1.051.62.1A
fswVDD1 switching frequency580kHz
tOFF(MIN)Minimum off time195ns
tOOAOOA mode operation periodVVDD1SNS =1.8 V31µs
OVP AND UVP (VDD2, VDD1)
VOVPOVP threshold voltageOVP detect voltage120125130%
VUVP1UVP threshold voltageUVP detect voltage57.562.567.5%
tOVPDLYOVP delay20µs
tUVPDLYUVP delay250µs
VDDQ OUTPUT
VVDDQOutput voltageTJ = 25°C, IVDDQ ≤1.5A0.570.60.63V
IVDDQOCLSRCSource current limitVVDD2SNS = 1.1 V, VVDDQ= VVDDQSNS= 0.5 V1.72.2A
IVDDQLKLeakage currentTJ = 25°C, VVDD_EN = 5 V, VVDDQ_EN = 5 V5µA
IVDDQSNSBIASVDDQSNS input bias currentVVDD_EN = 5 V, VVDDQ_EN = 5 V–0.500.5
IVDDQSNSLKVDDQSNS leakage currentVVDD_EN = 5 V, VVDDQ_EN = 0 V–101
IVDDQDLYVDDQ output delay relative to VDDQ_EN35us
IVDDQDISVDDQ discharge currentTJ = 25°C, VVDD_EN = VVDDQ_EN = 0 V, VVDD2SNS = 1.1 V, VVDDQ =0.5V5.7mA
VDD_EN, VDDQ_EN LOGIC THRESHOLD
VIHVDD_EN/VDDQ_EN high-level voltage1.35V
VILVDD_EN/VDDQ_EN low-level voltage0.5V
RTOGNDVDD_EN/VDDQ_EN resistance to GND500kΩ
THERMAL PROTECTION
TOTPOTP trip threshold150°C
TOTPHSYOTP hysteresis20°C