ZHCACD6B February 2023 – December 2024 AM62A1-Q1 , AM62A3 , AM62A3-Q1 , AM62A7 , AM62A7-Q1 , AM62D-Q1 , AM62P , AM62P-Q1
通过连接 SOC IBIS 模型、电路板模型、电源、DRAM 封装模型和 DRAM IBIS 模型,在仿真器中建立系统级原理图。图 3-2所示为典型的系统级 DDR 原理图。
图 3-2 典型的系统级 DDR 原理图******************************************
* On-die Decoupling circuit for AM62Ax、AM62Px、AM62Dx (DIE_VDDS_DDR to VSS)
******************************************
* Notes:
* Includes on-die decoupling for all DDR signals
*
* This subcircuit must be added across the AM62Ax、AM62Px、AM62Dx IBIS model's
* DIE_VDDS_DDR and VSS pins
*
******************************************
* x_decouple DIE_VDDS_DDR vss_die AM62Ax、AM62Px、AM62Dx_ondie_decoupling_alldq
******************************************
.SUBCKTAM62Ax、AM62Px、AM62Dx_ondie_decoupling_alldq DIE_VDDS_DDR vss_die
Cvddq_c DIE_VDDS_DDR DIE_VDDS_DDR_c 1.324741e-9
Rvddq_c vss_die DIE_VDDS_DDR_c 25.0036612e-3
.ENDS******************************************
* On-die Decoupling circuit for AM62Ax、AM62Px、AM62Dx (DIE_VDDS_DDR to VSS)
******************************************
* Notes:
* Includes on-die decoupling for all DDR signals
*
* This subcircuit must be added across the AM62Ax、AM62Px、AM62Dx IBIS model's
* DIE_VDDS_DDR and VSS pins
*
******************************************
* x_decouple DIE_VDDS_DDR vss_die AM62Ax、AM62Px、AM62Dx_ondie_decoupling_alldq
******************************************
.SUBCKTAM62Ax、AM62Px、AM62Dx_ondie_decoupling_alldq DIE_VDDS_DDR vss_die
Cvddq_c DIE_VDDS_DDR DIE_VDDS_DDR_c 4.335517e-9
Rvddq_c vss_die DIE_VDDS_DDR_c 25.0036612e-3
.ENDS