SLUS652E March 2005 – April 2020 UCD8220
PRODUCTION DATA.
请参考 PDF 数据表获取器件具体的封装图。
In the UCD8220 design, the CLF signal is cleared by the comparator (compares the voltage between the CS and ILIM pins) output. However, the comparator output is enabled by the OUTx pin. Therefore, the CLF signal does not clear (go low) unless one or both OUTx pins are on, which enables the comparator output. Pulling the CTRL pin high turns the OUTx pin on which is why the CLF flag only clears when CTRL is high (greater than 0.45 to 0.6 V). Therefore, anything that turns on the OUTs pins enables the comparator, and if V_CS is less than V_ILIM, the comparator output clears the CLF signal. The CLF signal goes low during the next rising edge on the CLK pin after these conditions are met.