SPRUJ52C june   2022  – july 2023 AM69 , AM69A , TDA4AH-Q1 , TDA4AP-Q1 , TDA4VH-Q1 , TDA4VP-Q1

 

  1.   1
  2.   Read This First
    1.     About This Manual
    2.     Related Documentation From Texas Instruments
    3.     Glossary
    4.     Support Resources
    5.     Export Control Notice
    6.     Release History
    7.     Trademarks
  3. 1 Introduction
    1. 1.1 Device Overview
      1. 1.1.1 Device Overview Feature List
      2. 1.1.2 Device Block Diagram
      3. 1.1.3 Modules Allocation and Instances within Device Domains
    2. 1.2 Module Descriptions
      1. 1.2.1  Arm Cortex-A72 Subsystem
      2. 1.2.2  Arm Cortex-R5F Processor
      3. 1.2.3  C71x DSP Subsystem
      4. 1.2.4  Graphics Processing Unit
      5. 1.2.5  Video Accelerator
      6. 1.2.6  Vision Pre-processing Accelerator
      7. 1.2.7  Depth and Motion Perception Accelerator
      8. 1.2.8  Navigator Subsystem
      9. 1.2.9  Region-based Address Translation Module
      10. 1.2.10 Data Routing Unit
      11. 1.2.11 Display Subsystem
      12. 1.2.12 Camera Subsystem
      13. 1.2.13 Shared D-PHY Transmitter
      14. 1.2.14 Central Multicore Shared Memory Controller
      15. 1.2.15 Local C7/MMA Multicore Shared Memory Controller
      16. 1.2.16 DDR Subsystem
      17. 1.2.17 General Purpose Input/Output Interface
      18. 1.2.18 Inter-Integrated Circuit Interface
      19. 1.2.19 Improved Inter-Integrated Circuit Interface
      20. 1.2.20 Multi-channel Serial Peripheral Interface
      21. 1.2.21 Universal Asynchronous Receiver/Transmitter
      22. 1.2.22 Peripheral Component Interconnect Express Subsystem
      23. 1.2.23 Universal Serial Bus (USB) Subsystem
      24. 1.2.24 SerDes
      25. 1.2.25 General Purpose Memory Controller with Error Location Module
      26. 1.2.26 Multimedia Card/Secure Digital Interface
      27. 1.2.27 Universal Flash Storage Interface
      28. 1.2.28 Enhanced Capture Module
      29. 1.2.29 Enhanced Pulse-Width Modulation Module
      30. 1.2.30 Enhanced Quadrature Encoder Pulse Module
      31. 1.2.31 Controller Area Network
      32. 1.2.32 Audio Tracking Logic
      33. 1.2.33 Multi-channel Audio Serial Port
      34. 1.2.34 Timers
      35. 1.2.35 Internal Diagnostics Modules
      36. 1.2.36 Analog-to-Digital Converter
      37. 1.2.37 Two-Port Gigabit Ethernet Switch
      38. 1.2.38 Nine-Port Gigabit Ethernet Switch
      39. 1.2.39 Octal Serial Peripheral Interface and HyperBus Memory Controller as a Flash Subsystem
      40. 1.2.40 Security Management Subsystem
    3. 1.3 Device Identification
  4. 2 Memory Maps
    1. 2.1 Memory Map
    2. 2.2 Memory Map
    3. 2.3 Memory Map
    4. 2.4 Processors View Memory Map
      1. 2.4.1 Memory Map
      2. 2.4.2 Memory Map
      3. 2.4.3 Memory Map
      4. 2.4.4 Memory Map
      5. 2.4.5 Memory Map
      6. 2.4.6 Memory Map
      7. 2.4.7 Memory Map
      8. 2.4.8 Memory Map
      9. 2.4.9 Memory Map
    5. 2.5 Region-based Address Translation
  5. 3 System Interconnect
    1. 3.1 System Interconnect Overview
    2. 3.2 System Interconnect Functional Description
      1. 3.2.1 Quality of Service (QoS)
        1. 3.2.1.1  AEP_GPU_BXS464_WRAP0_QoS_Map
        2. 3.2.1.2  CODEC0_QoS_Map
        3. 3.2.1.3  CODEC1_QoS_Map
        4. 3.2.1.4  COMPUTE_CLUSTER0_QoS_Map
        5. 3.2.1.5  COMPUTE_CLUSTERHP0_QoS_Map
        6. 3.2.1.6  DEBUGSS_WRAP0_QoS_Map
        7. 3.2.1.7  DMPAC0_QoS_Map
        8. 3.2.1.8  DSS0_QoS_Map
        9. 3.2.1.9  MCU_NAVSS0_PROXY0_QoS_Map
        10. 3.2.1.10 MCU_NAVSS0_RINGACC0_QoS_Map
        11. 3.2.1.11 MCU_NAVSS0_SEC_PROXY0_QoS_Map
        12. 3.2.1.12 MCU_R5FSS0_QoS_Map
        13. 3.2.1.13 MCU_SA3_SS0_QoS_Map
        14. 3.2.1.14 MMCSD0_QoS_Map
        15. 3.2.1.15 MMCSD1_QoS_Map
        16. 3.2.1.16 NAVSS0_PROXY_0_QoS_Map
        17. 3.2.1.17 NAVSS0_SEC_PROXY_0_QoS_Map
        18. 3.2.1.18 PCIE0_QoS_Map
        19. 3.2.1.19 PCIE1_QoS_Map
        20. 3.2.1.20 PCIE2_QoS_Map
        21. 3.2.1.21 PCIE3_QoS_Map
        22. 3.2.1.22 R5FSS0_QoS_Map
        23. 3.2.1.23 R5FSS1_QoS_Map
        24. 3.2.1.24 R5FSS2_QoS_Map
        25. 3.2.1.25 SA2_UL0_QoS_Map
        26. 3.2.1.26 UFS0_QoS_Map
        27. 3.2.1.27 USB0_QoS_Map
        28. 3.2.1.28 VPAC0_QoS_Map
        29. 3.2.1.29 VPAC1_QoS_Map
        30. 3.2.1.30 VUSR_DUAL0_QoS_Map
        31. 3.2.1.31 WKUP_SMS0_QoS_Map
      2. 3.2.2 Route ID
      3. 3.2.3 Initiator-Side Security Controls and Firewalls
        1. 3.2.3.1 Initiator-Side Security Controls (ISC)
          1. 3.2.3.1.1  Special System Level Priv-ID
          2. 3.2.3.1.2  A72SS0_CORE0_0 ISC Table
          3. 3.2.3.1.3  A72SS0_CORE1_0 ISC Table
          4. 3.2.3.1.4  A72SS0_CORE2_0 ISC Table
          5. 3.2.3.1.5  A72SS0_CORE3_0 ISC Table
          6. 3.2.3.1.6  A72SS1_CORE0_0 ISC Table
          7. 3.2.3.1.7  A72SS1_CORE1_0 ISC Table
          8. 3.2.3.1.8  A72SS1_CORE2_0 ISC Table
          9. 3.2.3.1.9  A72SS1_CORE3_0 ISC Table
          10. 3.2.3.1.10 AEP_GPU_BXS464_WRAP0 ISC Table
          11. 3.2.3.1.11 CODEC0 ISC Table
          12. 3.2.3.1.12 CODEC1 ISC Table
          13. 3.2.3.1.13 COMPUTE_CLUSTER0 ISC Table
          14. 3.2.3.1.14 COMPUTE_CLUSTER0_C71SS0_0 ISC Table
          15. 3.2.3.1.15 COMPUTE_CLUSTER0_C71SS1_0 ISC Table
          16. 3.2.3.1.16 COMPUTE_CLUSTER0_C71SS2_0 ISC Table
          17. 3.2.3.1.17 COMPUTE_CLUSTER0_C71SS3_0 ISC Table
          18. 3.2.3.1.18 COMPUTE_CLUSTERHP0 ISC Table
          19. 3.2.3.1.19 COMPUTE_CLUSTERHP0_A72SS0_CORE0_0 ISC Table
          20. 3.2.3.1.20 COMPUTE_CLUSTERHP0_A72SS0_CORE1_0 ISC Table
          21. 3.2.3.1.21 COMPUTE_CLUSTERHP0_C71SS0_0 ISC Table
          22. 3.2.3.1.22 COMPUTE_CLUSTERHP0_C71SS1_0 ISC Table
          23. 3.2.3.1.23 DEBUGSS_WRAP0 ISC Table
          24. 3.2.3.1.24 DMPAC0_DOF_0 ISC Table
          25. 3.2.3.1.25 DMPAC0_FOCO_0 ISC Table
          26. 3.2.3.1.26 DMPAC0_FOCO_1 ISC Table
          27. 3.2.3.1.27 DMPAC0_SDE_0 ISC Table
          28. 3.2.3.1.28 DSS0 ISC Table
          29. 3.2.3.1.29 LED0 ISC Table
          30. 3.2.3.1.30 MCU_NAVSS0_PROXY0 ISC Table
          31. 3.2.3.1.31 MCU_NAVSS0_RINGACC0 ISC Table
          32. 3.2.3.1.32 MCU_NAVSS0_SEC_PROXY0 ISC Table
          33. 3.2.3.1.33 MCU_R5FSS0 ISC Table
          34. 3.2.3.1.34 MCU_SA3_SS0 ISC Table
          35. 3.2.3.1.35 MMCSD0 ISC Table
          36. 3.2.3.1.36 MMCSD1 ISC Table
          37. 3.2.3.1.37 NAVSS0_PROXY_0 ISC Table
          38. 3.2.3.1.38 NAVSS0_RINGACC_0 ISC Table
          39. 3.2.3.1.39 NAVSS0_SEC_PROXY_0 ISC Table
          40. 3.2.3.1.40 PCIE0 ISC Table
          41. 3.2.3.1.41 PCIE1 ISC Table
          42. 3.2.3.1.42 PCIE2 ISC Table
          43. 3.2.3.1.43 PCIE3 ISC Table
          44. 3.2.3.1.44 R5FSS0 ISC Table
          45. 3.2.3.1.45 R5FSS1 ISC Table
          46. 3.2.3.1.46 R5FSS2 ISC Table
          47. 3.2.3.1.47 SA2_UL0 ISC Table
          48. 3.2.3.1.48 UFS0 ISC Table
          49. 3.2.3.1.49 USB0 ISC Table
          50. 3.2.3.1.50 VPAC0 ISC Table
          51. 3.2.3.1.51 VPAC1 ISC Table
          52. 3.2.3.1.52 WKUP_SMS0_HSM_CBASS_0 ISC Table
          53. 3.2.3.1.53 WKUP_SMS0_TIFS_CBASS_0 ISC Table
      4. 3.2.4 Firewalls (FW)
        1. 3.2.4.1 Peripheral Firewalls (FW)
        2. 3.2.4.2 Memory or Region-based Firewalls
          1. 3.2.4.2.1 Region Based Firewall Functional Description
          2. 3.2.4.2.2 Channelized Firewalls
            1. 3.2.4.2.2.1 Channelized Firewall Functional Description
      5. 3.2.5 Null Error Reporting
      6. 3.2.6 Initiator-Target Connections
  6. 4 Initialization
    1. 4.1 Initialization Overview
      1. 4.1.1 ROM Code Overview
      2. 4.1.2 Bootloader Modes
      3. 4.1.3 Terminology
    2. 4.2 Boot Process
      1. 4.2.1 MCU ROM Code Architecture
        1. 4.2.1.1 Main Module
        2. 4.2.1.2 X509 Module
        3. 4.2.1.3 Buffer Manager Module
        4. 4.2.1.4 Log and Trace Module
        5. 4.2.1.5 System Module
        6. 4.2.1.6 Protocol Module
        7. 4.2.1.7 Driver Module
      2. 4.2.2 SMS ROM Description
      3. 4.2.3 Boot Process Flow
      4. 4.2.4 MCU Only vs Normal Boot
    3. 4.3 Boot Mode Pins
      1. 4.3.1  MCU_BOOTMODE Pin Mapping
      2. 4.3.2  BOOTMODE Pin Mapping
        1. 4.3.2.1 Primary Boot Mode Selection
        2. 4.3.2.2 Backup Boot Mode Selection When MCU Only = 0
        3. 4.3.2.3 Primary Boot Mode Configuration
        4. 4.3.2.4 Backup Boot Mode Configuration
      3. 4.3.3  No-boot/Dev-boot Configuration
      4. 4.3.4  Hyperflash Boot Device Configuration
      5. 4.3.5  OSPI Boot Device Configuration
      6. 4.3.6  QSPI Boot Device Configuration
      7. 4.3.7  SPI Boot Device Configuration
      8. 4.3.8  xSPI Boot Device Configuration
      9. 4.3.9  xSPI-Fast Boot Mode Configuration
      10. 4.3.10 I2C Boot Device Configuration
      11. 4.3.11 MMC/SD Card Boot Device Configuration
      12. 4.3.12 eMMC Boot Device Configuration
      13. 4.3.13 Ethernet Boot Device Configuration
      14. 4.3.14 USB Boot Device Configuration
      15. 4.3.15 PCIe Boot Device Configuration
      16. 4.3.16 UART Boot Device Configuration
      17. 4.3.17 Serial NAND Boot Device Configuration
      18. 4.3.18 PLL Configuration
        1. 4.3.18.1 MCU_PLL0, MCU_PLL2, Main PLL0, and Main PLL3
        2. 4.3.18.2 MCU_PLL1
        3. 4.3.18.3 Main PLL1
        4. 4.3.18.4 Main PLL2
        5. 4.3.18.5 HSDIV Values
        6. 4.3.18.6 216
    4. 4.4 Boot Parameter Tables
      1. 4.4.1  Common Header
      2. 4.4.2  PLL Setup
      3. 4.4.3  PCIe Boot Parameter Table
      4. 4.4.4  I2C Boot Parameter Table
      5. 4.4.5  OSPI/QSPI/SPI Boot Parameter Table
      6. 4.4.6  xSPI/Fast-xSPI Boot Parameter Table
      7. 4.4.7  Ethernet Boot Parameter Table
      8. 4.4.8  USB Boot Parameter Table
      9. 4.4.9  MMCSD Boot Parameter Table
      10. 4.4.10 UART Boot Parameter Table
      11. 4.4.11 Hyperflash Boot Parameter Table
    5. 4.5 Boot Image Format
      1. 4.5.1 Overall Structure
      2. 4.5.2 X.509 Certificate
      3. 4.5.3 Organizational Identifier (OID)
      4. 4.5.4 X.509 Extensions Specific to Boot
        1. 4.5.4.1 Boot Info (OID 1.3.6.1.4.1.294.1.1)
        2. 4.5.4.2 Image Integrity (OID 1.3.6.1.4.1.294.1.2)
      5. 4.5.5 Extended Boot Info Extension
        1. 4.5.5.1 Impact on HS Device
        2. 4.5.5.2 Extended Boot Info Details
        3. 4.5.5.3 Certificate / Component Types
        4. 4.5.5.4 Extended Boot Encryption Info
        5. 4.5.5.5 Component Ordering
        6. 4.5.5.6 Memory Load Sections Overlap with Executable Components
        7. 4.5.5.7 Device Type and Extended Boot Extension
      6. 4.5.6 Generating X.509 Certificates
        1. 4.5.6.1 Key Generation
          1. 4.5.6.1.1 Degenerate RSA Keys
        2. 4.5.6.2 Configuration Script
      7. 4.5.7 Image Data
    6. 4.6 Boot Modes
      1. 4.6.1 I2C Bootloader Operation
        1. 4.6.1.1 I2C Initialization Process
          1. 4.6.1.1.1 Block Size
          2. 4.6.1.1.2 253
        2. 4.6.1.2 I2C Loading Process
          1. 4.6.1.2.1 Loading a Boot Image From EEPROM
      2. 4.6.2 SPI Bootloader Operation
        1. 4.6.2.1 SPI Initialization Process
        2. 4.6.2.2 SPI Loading Process
      3. 4.6.3 QSPI Bootloader Operation
        1. 4.6.3.1 QSPI Initialization Process
        2. 4.6.3.2 QSPI Loading Process
      4. 4.6.4 OSPI Bootloader Operation
        1. 4.6.4.1 OSPI Initialization Process
        2. 4.6.4.2 OSPI Loading Process
      5. 4.6.5 PCIe Bootloader Operation
        1. 4.6.5.1 PCIe Initialization Process
        2. 4.6.5.2 PCIe Loading Process
      6. 4.6.6 Ethernet Bootloader Operation
        1. 4.6.6.1 Ethernet Initialization Process
        2. 4.6.6.2 Ethernet Loading Process
          1. 4.6.6.2.1 Ethernet Boot Data Formats
            1. 4.6.6.2.1.1 Limitations
            2. 4.6.6.2.1.2 BOOTP Request
              1. 4.6.6.2.1.2.1 MAC Header (DIX)
              2. 4.6.6.2.1.2.2 IPv4 Header
              3. 4.6.6.2.1.2.3 UDP Header
              4. 4.6.6.2.1.2.4 BOOTP Payload
              5. 4.6.6.2.1.2.5 TFTP
        3. 4.6.6.3 Ethernet Hand Over Process
      7. 4.6.7 USB Bootloader Operation
        1. 4.6.7.1 USB-Specific Attributes
          1. 4.6.7.1.1 DFU Device Mode
      8. 4.6.8 MMCSD Bootloader Operation
      9. 4.6.9 UART Bootloader Operation
        1. 4.6.9.1 Initialization Process
        2. 4.6.9.2 UART Loading Process
          1. 4.6.9.2.1 UART XMODEM
        3. 4.6.9.3 UART Hand-Over Process
    7. 4.7 Boot Memory Maps
      1. 4.7.1 Memory Layout/MPU
      2. 4.7.2 Global Memory Addresses Used by ROM Code
      3. 4.7.3 Memory Reserved by ROM Code
  7. 5 Device Configuration
    1. 5.1 Control Module (CTRL_MMR)
      1. 5.1.1 CTRL_MMR Overview
      2. 5.1.2 CTRL_MMR Functional Description
        1. 5.1.2.1  Register Partitions
        2. 5.1.2.2  Pad Configuration Registers
        3. 5.1.2.3  Kick Protection Registers
        4. 5.1.2.4  Proxy Addressing Registers
        5. 5.1.2.5  CTRL_MMR Interrupts
        6. 5.1.2.6  Inter-processor Communication Registers
        7. 5.1.2.7  Timer IO Muxing Control Registers
        8. 5.1.2.8  EHRPWM/EQEP Control and Status Registers
        9. 5.1.2.9  Clock Muxing and Division Registers
        10. 5.1.2.10 Module Control Registers
        11. 5.1.2.11 DDRSS Dynamic Frequency Change Registers
        12. 5.1.2.12 MAC Address Registers
        13. 5.1.2.13 Feature Registers
        14. 5.1.2.14 Power and Reset Related Registers
        15. 5.1.2.15 I/O Debounce Control Registers
      3. 5.1.3 Control Module Registers
    2. 5.2 Power
      1. 5.2.1 Power Management Overview
      2. 5.2.2 WKUP_PSC0 Device-Specific Information
      3. 5.2.3 Power Management Subsystems
        1. 5.2.3.1 Power Subsystems Overview
          1. 5.2.3.1.1 POK Overview
          2. 5.2.3.1.2 PRG / PRG_PP Overview
          3. 5.2.3.1.3 POR Overview
          4. 5.2.3.1.4 POK / PRG(_PP) /POR Overview
          5. 5.2.3.1.5 Timing
          6. 5.2.3.1.6 Restrictions
        2. 5.2.3.2 Power System Modules
          1. 5.2.3.2.1 Power OK (POK) Modules
            1. 5.2.3.2.1.1 POK Programming Model
          2. 5.2.3.2.2 PoR/Reset Generator (PRG_PP) Modules
            1. 5.2.3.2.2.1 PRG_PP Overview
            2. 5.2.3.2.2.2 PRG_PP Programming Model
          3. 5.2.3.2.3 Power Glitch Detect (PGD) Modules
          4. 5.2.3.2.4 Voltage and Thermal Manager (VTM)
            1. 5.2.3.2.4.1 VTM Overview
              1. 5.2.3.2.4.1.1 VTM Features
              2. 5.2.3.2.4.1.2 VTM Not Supported Features
            2. 5.2.3.2.4.2 VTM Functional Description
              1. 5.2.3.2.4.2.1 VTM Temperature Status and Thermal Management
                1. 5.2.3.2.4.2.1.1 10-bit Temperature Values Versus Temperature
              2. 5.2.3.2.4.2.2 VTM Temperature Driven Alerts and Interrupts
              3. 5.2.3.2.4.2.3 VTM ECC Aggregator
              4. 5.2.3.2.4.2.4 VTM Programming Model
                1. 5.2.3.2.4.2.4.1 VTM Maximum Temperature Outrange Alert
                2. 5.2.3.2.4.2.4.2 Sensors Programming Sequences
              5. 5.2.3.2.4.2.5 AVS-Class0
      4. 5.2.4 Dynamic Power Management
        1. 5.2.4.1 AVS Support
    3. 5.3 Reset
      1. 5.3.1 Reset Overview
      2. 5.3.2 Reset Modules
      3. 5.3.3 Reset Sources
      4. 5.3.4 Reset Status
      5. 5.3.5 Reset Control
      6. 5.3.6 BOOTMODE Pins
      7. 5.3.7 Reset Sequences
        1. 5.3.7.1 MCU_PORz Overview
        2. 5.3.7.2 MCU_PORz Sequence
        3. 5.3.7.3 MCU_RESETz Sequence
        4. 5.3.7.4 PORz Sequence
        5. 5.3.7.5 RESET_REQz Sequence
      8. 5.3.8 PLL Behavior on Reset
    4. 5.4 Clocking
      1. 5.4.1 Clocking Overview
      2. 5.4.2 Modules Controlled by PLL
      3. 5.4.3 Clock Mapping
      4. 5.4.4 Overview
      5. 5.4.5 Clock Inputs
        1. 5.4.5.1 Overview
        2. 5.4.5.2 Mapping of Clock Inputs
      6. 5.4.6 Clock Outputs
        1. 5.4.6.1 Observation Clock Pins
          1. 5.4.6.1.1 MCU_OBSCLK0 Pin
          2. 5.4.6.1.2 OBSCLK0, OBSCLK1, and OBSCLK2 Pins
        2. 5.4.6.2 System Clock Pins
          1. 5.4.6.2.1 MCU_SYSCLKOUT0
          2. 5.4.6.2.2 SYSCLKOUT0
      7. 5.4.7 Device Oscillators
        1. 5.4.7.1 Device Oscillators Integration
          1. 5.4.7.1.1 Oscillators with External Crystal
          2. 5.4.7.1.2 Internal RC Oscillator
        2. 5.4.7.2 Oscillator Clock Loss Detection
      8. 5.4.8 PLLs
        1. 5.4.8.1  WKUP and MCU Domains PLL Overview
        2. 5.4.8.2  MAIN Domain PLLs Overview
        3. 5.4.8.3  PLL Reference Clocks
          1. 5.4.8.3.1 PLLs in MCU Domain
          2. 5.4.8.3.2 PLLs in MAIN Domain
        4. 5.4.8.4  Generic PLL Overview
          1. 5.4.8.4.1 PLLs Output Clocks Parameters
            1. 5.4.8.4.1.1 PLLs Input Clocks
            2. 5.4.8.4.1.2 PLL Output Clocks
              1. 5.4.8.4.1.2.1 PLLTS16FFCLAFRAC2 Type Output Clocks
              2. 5.4.8.4.1.2.2 PLL Lock
              3. 5.4.8.4.1.2.3 HSDIVIDER
              4. 5.4.8.4.1.2.4 ICG Module
              5. 5.4.8.4.1.2.5 PLL Power Down
              6. 5.4.8.4.1.2.6 PLL Calibration
          2. 5.4.8.4.2 PLL Spread Spectrum Modulation Module
            1. 5.4.8.4.2.1 Definition of SSMOD
            2. 5.4.8.4.2.2 SSMOD Configuration
        5. 5.4.8.5  PLLs Device-Specific Information
          1. 5.4.8.5.1 SSMOD Related Bitfields Table
          2. 5.4.8.5.2 Clock Synthesis Inputs to the PLLs
          3. 5.4.8.5.3 Clock Output Parameter
          4. 5.4.8.5.4 Calibration Related Bitfields
        6. 5.4.8.6  PLL and PLL Controller Connection
        7. 5.4.8.7  System Clocks Operating Frequency Ranges
        8. 5.4.8.8  Recommended Clock and Control Signal Transition Behavior
        9. 5.4.8.9  Interface Clock Specifications
        10. 5.4.8.10 PLL, PLLCTRL, and HSDIV Controllers Programming Guide
          1. 5.4.8.10.1 PLL Initialization
            1. 5.4.8.10.1.1 Kick Protection Mechanism
            2. 5.4.8.10.1.2 PLL Initialization to PLL Mode
            3. 5.4.8.10.1.3 PLL Programming Requirements
              1. 5.4.8.10.1.3.1 PLL Calibration Procedure
          2. 5.4.8.10.2 Entire Sequence for Programming PLLCTRL, HSDIV, and PLL
    5. 5.5 Module Integration
      1. 5.5.1  ADC
        1. 5.5.1.1 ADC Unsupported Features
        2. 5.5.1.2 ADC Integration Details
      2. 5.5.2  ATL
        1. 5.5.2.1 ATL Unsupported Features
        2. 5.5.2.2 ATL Integration Details
      3. 5.5.3  CPSW2G
        1. 5.5.3.1 CPSW2G Unsupported Features
        2. 5.5.3.2 MCU_CPSW2G0 Integration Details
        3. 5.5.3.3 CPSW2G0 Integration Details
      4. 5.5.4  CPSW9G
        1. 5.5.4.1 CPSW9G0 Unsupported Features
        2. 5.5.4.2 CPSW9G0 Integration Details
      5. 5.5.5  CSI_RX
        1. 5.5.5.1 CSI_RX Unsupported Features
        2. 5.5.5.2 CSI_RX Integration Details
      6. 5.5.6  CSI_TX
        1. 5.5.6.1 CSI_TX Unsupported Features
        2. 5.5.6.2 CSI_TX Integration Details
      7. 5.5.7  DCC
        1. 5.5.7.1 DCC Unsupported Features
        2. 5.5.7.2 DCC Integration Details
      8. 5.5.8  DMTIMER (Timer)
        1. 5.5.8.1 DMTIMER (Timer) Unsupported Features
        2. 5.5.8.2 DMTIMER (Timer) Integration Details
      9. 5.5.9  DPHY_RX
        1. 5.5.9.1 DPHY_RX Unsupported Features
        2. 5.5.9.2 DPHY_RX Integration Details
      10. 5.5.10 DPHY_TX
        1. 5.5.10.1 DPHY_TX Unsupported Features
        2. 5.5.10.2 DPHY_TX Integration Details
      11. 5.5.11 DSS/DSI
        1. 5.5.11.1 DSS Unsupported Features
        2. 5.5.11.2 DSI Unsupported Features
        3. 5.5.11.3 DSS/DSI Integration Details
          1. 5.5.11.3.1 DSS Pixel Clock Sourcing
      12. 5.5.12 eCAP
        1. 5.5.12.1 eCAP Unsupported Features
        2. 5.5.12.2 eCAP Integration Details
      13. 5.5.13 ePWM
        1. 5.5.13.1 ePWM Unsupported Features
        2. 5.5.13.2 ePWM Integration Details
      14. 5.5.14 ESM
        1. 5.5.14.1 ESM Unsupported Features
        2. 5.5.14.2 ESM Integration Details
      15. 5.5.15 FSS
        1. 5.5.15.1 FSS Unsupported Features
        2. 5.5.15.2 FSS Integration Details
      16. 5.5.16 GPIO
        1. 5.5.16.1 GPIO Unsupported Features
        2. 5.5.16.2 GPIO Integration Details
      17. 5.5.17 GPMC
        1. 5.5.17.1 GPMC Unsupported Features
        2. 5.5.17.2 GPMC Integration Details
      18. 5.5.18 GPU
        1. 5.5.18.1 GPU Unsupported Features
        2. 5.5.18.2 GPU Integration Details
      19. 5.5.19 I2C
        1. 5.5.19.1 WKUP_I2C0 Unsupported Features
        2. 5.5.19.2 MCU_I2C[1:0] Unsupported Features
        3. 5.5.19.3 I2C[6:0] Unsupported Features
        4. 5.5.19.4 I2C Integration Details
      20. 5.5.20 I3C
        1. 5.5.20.1 I3C Unsupported Features
        2. 5.5.20.2 I3C Integration Details
      21. 5.5.21 MCAN
        1. 5.5.21.1 MCAN Unsupported Features
        2. 5.5.21.2 MCAN Integration Details
      22. 5.5.22 MMCSD
        1. 5.5.22.1 MMCSD Unsupported Features
        2. 5.5.22.2 MMCSD Integration Details
      23. 5.5.23 McASP
        1. 5.5.23.1 McASP Unsupported Features
        2. 5.5.23.2 McASP Integration Details
      24. 5.5.24 McSPI
        1. 5.5.24.1 MCSPI Unsupported Features
        2. 5.5.24.2 MCSPI Integration Details
      25. 5.5.25 PCIE
        1. 5.5.25.1 PCIE Unsupported Features
        2. 5.5.25.2 PCIE Integration Details
      26. 5.5.26 R5FSS
        1. 5.5.26.1 R5FSS and MCU_R5FSS Unsupported Features
        2. 5.5.26.2 MCU_R5FSS Integration Details
        3. 5.5.26.3 R5FSS Integration Details
      27. 5.5.27 RAT
        1. 5.5.27.1 RAT Integration Details
          1. 5.5.27.1.1 RAT Source IDs
      28. 5.5.28 RTI
        1. 5.5.28.1 RTI Unsupported Features
        2. 5.5.28.2 RTI Integration Details
      29. 5.5.29 UART
        1. 5.5.29.1 UART Unsupported Features
        2. 5.5.29.2 UART Integration Details
      30. 5.5.30 UFS
        1. 5.5.30.1 UFS Unsupported Features
        2. 5.5.30.2 UFS Integration Details
      31. 5.5.31 USBSS
        1. 5.5.31.1 USB Unsupported Features
        2. 5.5.31.2 USB Integration Details
      32. 5.5.32 Video CODEC
        1. 5.5.32.1 CODEC Unsupported Features
        2. 5.5.32.2 CODEC Integration Details
      33. 5.5.33 VPAC
        1. 5.5.33.1 VPAC Unsupported Features
        2. 5.5.33.2 VPAC Integration Details
  8. 6 Processors and Accelerators
    1. 6.1 Compute Cluster
      1. 6.1.1 Compute Cluster Overview
    2. 6.2 Quad-A72 MPU Subsystem
      1. 6.2.1 A72SS Overview
        1. 6.2.1.1 A72SS Introduction
        2. 6.2.1.2 A72SS Features
      2. 6.2.2 A72SS Functional Description
        1. 6.2.2.1  A72SS Block Diagram
        2. 6.2.2.2  A72SS A72 Cluster
        3. 6.2.2.3  A72SS Interfaces and Async Bridges
        4. 6.2.2.4  A72SS Interrupts
          1. 6.2.2.4.1 A72SS Interrupt Inputs
          2. 6.2.2.4.2 A72SS Interrupt Outputs
        5. 6.2.2.5  A72SS Power Management, Clocking and Reset
          1. 6.2.2.5.1 A72SS Power Management
          2. 6.2.2.5.2 A72SS Clocking
        6. 6.2.2.6  A72SS Debug Support
        7. 6.2.2.7  A72SS Timestamps
        8. 6.2.2.8  A72SS Watchdog
        9. 6.2.2.9  A72SS Internal Diagnostics
          1. 6.2.2.9.1 A72SS ECC Aggregators During Low Power States
          2. 6.2.2.9.2 A72SS CBASS Diagnostics
          3. 6.2.2.9.3 A72SS SRAM Diagnostics
          4. 6.2.2.9.4 A72SS SRAM ECC Aggregator Configurations
        10. 6.2.2.10 A72SS Boot
        11. 6.2.2.11 A72SS IPC with Other CPUs
    3. 6.3 Dual-R5F MCU Subsystem
      1. 6.3.1 R5FSS Overview
        1. 6.3.1.1 R5FSS Features
      2. 6.3.2 R5FSS Functional Description
        1. 6.3.2.1  R5FSS Block Diagram
        2. 6.3.2.2  R5FSS Cortex-R5F Core
          1. 6.3.2.2.1 L1 Caches
          2. 6.3.2.2.2 Tightly-Coupled Memories (TCMs)
          3. 6.3.2.2.3 R5FSS Special Signals
        3. 6.3.2.3  R5FSS Interfaces
          1. 6.3.2.3.1 R5FSS Master Interfaces
          2. 6.3.2.3.2 R5FSS Slave Interfaces
        4. 6.3.2.4  R5FSS Power, Clocking and Reset
          1. 6.3.2.4.1 R5FSS Power
          2. 6.3.2.4.2 R5FSS Clocking
            1. 6.3.2.4.2.1 Changing MCU_R5FSS0 CPU Clock Frequency
          3. 6.3.2.4.3 R5FSS Reset
        5. 6.3.2.5  R5FSS Lockstep Error Detection Logic
          1. 6.3.2.5.1 CPU Output Compare Block
            1. 6.3.2.5.1.1 Operating Modes
            2. 6.3.2.5.1.2 Compare Block Active Mode
            3. 6.3.2.5.1.3 Self Test Mode
            4. 6.3.2.5.1.4 Compare Match Test
            5. 6.3.2.5.1.5 Compare Mismatch Test
            6. 6.3.2.5.1.6 Error Forcing Mode
            7. 6.3.2.5.1.7 Self Test Error Forcing Mode
          2. 6.3.2.5.2 Inactivity Monitor Block
            1. 6.3.2.5.2.1 Operating Modes
            2. 6.3.2.5.2.2 Compare Block Active Mode
            3. 6.3.2.5.2.3 Self Test Mode
            4. 6.3.2.5.2.4 Compare Match Test
            5. 6.3.2.5.2.5 Compare Mismatch Test
            6. 6.3.2.5.2.6 Error Forcing Mode
            7. 6.3.2.5.2.7 Self Test Error Forcing Mode
          3. 6.3.2.5.3 Polarity Inversion Logic
        6. 6.3.2.6  R5FSS Vectored Interrupt Manager (VIM)
          1. 6.3.2.6.1 VIM Overview
          2. 6.3.2.6.2 VIM Interrupt Inputs
          3. 6.3.2.6.3 VIM Interrupt Outputs
          4. 6.3.2.6.4 VIM Interrupt Vector Table (VIM RAM)
          5. 6.3.2.6.5 VIM Interrupt Prioritization
          6. 6.3.2.6.6 VIM ECC Support
          7. 6.3.2.6.7 VIM Lockstep Mode
          8. 6.3.2.6.8 VIM IDLE State
          9. 6.3.2.6.9 VIM Interrupt Handling
            1. 6.3.2.6.9.1 Servicing IRQ Through Vector Interface
            2. 6.3.2.6.9.2 Servicing IRQ Through MMR Interface
            3. 6.3.2.6.9.3 Servicing IRQ Through MMR Interface (Alternative)
            4. 6.3.2.6.9.4 Servicing FIQ
            5. 6.3.2.6.9.5 Servicing FIQ (Alternative)
        7. 6.3.2.7  R5FSS Region Address Translation (RAT)
          1. 6.3.2.7.1 RAT Overview
          2. 6.3.2.7.2 RAT Operation
          3. 6.3.2.7.3 RAT Error Logging
          4. 6.3.2.7.4 RAT Protection
        8. 6.3.2.8  R5FSS ECC Support
        9. 6.3.2.9  R5FSS Memory View
        10. 6.3.2.10 R5FSS Debug and Trace
        11. 6.3.2.11 R5FSS Boot Options
        12. 6.3.2.12 R5FSS Core Memory ECC Events
    4. 6.4 C71x DSP Subsystem
      1. 6.4.1 C71SS Overview
        1. 6.4.1.1 C71SS Features
      2. 6.4.2 C71SS Functional Description
        1. 6.4.2.1 C71x DSP CPU
        2. 6.4.2.2 C71x DSP Matrix Multiply Accelerator
        3. 6.4.2.3 C71x DSP Cache Memory System
          1. 6.4.2.3.1 C71x DSP L1 Program Memory
          2. 6.4.2.3.2 C71x DSP L1 Data Memory
          3. 6.4.2.3.3 C71x DSP L2 Memory
        4. 6.4.2.4 C71x DSP Streaming Engine
        5. 6.4.2.5 C71x DSP CorePac Memory Management Unit
        6. 6.4.2.6 C71x DSP ECC Support
        7. 6.4.2.7 C71x DSP Boot Configuration
        8. 6.4.2.8 C71x DSP Power-Up/Down Sequences
        9. 6.4.2.9 C71x DSP Interrupt Control
    5. 6.5 Graphics Accelerator (GPU)
      1. 6.5.1 GPU Overview
      2. 6.5.2 Features Supported
    6. 6.6 Video Accelerator
      1. 6.6.1 Introduction
      2. 6.6.2 Features
        1. 6.6.2.1 Performance
        2. 6.6.2.2 Codec Related Features
        3. 6.6.2.3 Non-Codec Related Features
      3. 6.6.3 Block Diagram
    7. 6.7 Vision Pre-processing Accelerator (VPAC)
      1. 6.7.1 VPAC Overview
        1. 6.7.1.1 VPAC Features
      2. 6.7.2 VPAC Subsystem Level
        1. 6.7.2.1  VPAC Subsystem Block Diagram
          1. 6.7.2.1.1 Notes on VISS RFE H3A Usage
        2. 6.7.2.2  VPAC Subsystem Clocks
        3. 6.7.2.3  VPAC Subsystem Resets
        4. 6.7.2.4  VPAC Subsystem Interrupts
        5. 6.7.2.5  VPAC Subsystem SL2 Memory Infrastructure
        6. 6.7.2.6  VPAC Subsystem DMA Infrastructure
        7. 6.7.2.7  VPAC Subsystem Data Routing Interconnect
        8. 6.7.2.8  VPAC Subsystem Pipeline Flow Control and Messaging
          1. 6.7.2.8.1 VISS Node Scheduler
          2. 6.7.2.8.2 LDC Node Scheduler
          3. 6.7.2.8.3 MSC Node Scheduler
          4. 6.7.2.8.4 NF Node Scheduler
          5. 6.7.2.8.5 Spare Scheduler
        9. 6.7.2.9  VPAC Subsystem Data Formats Support
        10. 6.7.2.10 VPAC Subsystem Debug Features
        11. 6.7.2.11 VPAC Subsystem Internal Diagnostic Features
          1. 6.7.2.11.1 Parallel Signature Analysis (PSA)
        12. 6.7.2.12 VPAC Subsystem Security Features
        13. 6.7.2.13 VPAC Subsystem Programmer’s Guide
          1. 6.7.2.13.1 Initialization Sequence
          2. 6.7.2.13.2 VISS Configuration
            1. 6.7.2.13.2.1 VISS UTC Configuration
            2. 6.7.2.13.2.2 VISS HTS Configuration for Line Mode
            3. 6.7.2.13.2.3 VISS HTS Configuration for Frame Mode
          3. 6.7.2.13.3 VISS OTF Configuration
          4. 6.7.2.13.4 LDC Configuration (LDC Connected to MSC0, NF and DMA)
            1. 6.7.2.13.4.1 LDC DMA Configuration
            2. 6.7.2.13.4.2 LDC HTS Configuration
          5. 6.7.2.13.5 Real-time Operating Requirements
      3. 6.7.3 VPAC Vision Imaging Subsystem (VISS)
        1. 6.7.3.1 VISS Top Level
          1. 6.7.3.1.1  Features Supported
          2. 6.7.3.1.2  VISS Block Diagram
          3. 6.7.3.1.3  VISS Data Flow within VPAC
            1. 6.7.3.1.3.1 VISS On-the-fly Processing
              1. 6.7.3.1.3.1.1 Non-WDR or Companded WDR Sensors
            2. 6.7.3.1.3.2 VISS Memory to Memory Image Processing
          4. 6.7.3.1.4  Concurret Machine Vision and Human Vision Output
          5. 6.7.3.1.5  VISS Clocking
          6. 6.7.3.1.6  VISS Data Formats Support
          7. 6.7.3.1.7  VISS VPORT Interface
          8. 6.7.3.1.8  VISS Submodule Integration Specifics
            1. 6.7.3.1.8.1 LSE Integration
            2. 6.7.3.1.8.2 Chromatic Aberration Correction
            3. 6.7.3.1.8.3 Spatial Noise Filter (NSF4V)
            4. 6.7.3.1.8.4 GLBCE Integration
              1. 6.7.3.1.8.4.1 GLBCE Startup
              2. 6.7.3.1.8.4.2 GLBCE Bypass
            5. 6.7.3.1.8.5 Flexible Color Processing (FCP)
          9. 6.7.3.1.9  VISS Stall Handling
          10. 6.7.3.1.10 VISS Blanking Requirements
          11. 6.7.3.1.11 FCP2 Sync FIFO
          12. 6.7.3.1.12 VISS Interrupts
            1. 6.7.3.1.12.1 Interrupts Merging
            2. 6.7.3.1.12.2 Handling of Configuration Error Interrupts
          13. 6.7.3.1.13 VISS Error Correcting Code (ECC) Support
          14. 6.7.3.1.14 VISS Programmer's Guide
            1. 6.7.3.1.14.1 VISS Initialization Sequence
            2. 6.7.3.1.14.2 VISS Configuration Restrictions
            3. 6.7.3.1.14.3 VISS Real-time Operating Requirements
        2. 6.7.3.2 VISS RAW Frond-End (RAWFE)
          1. 6.7.3.2.1 RAWFE Overview
            1. 6.7.3.2.1.1 RAWFE Supported Features
            2. 6.7.3.2.1.2 RAWFE Not Supported Features
          2. 6.7.3.2.2 RAWFE Functional Description
            1. 6.7.3.2.2.1 RAWFE Functional Operation
            2. 6.7.3.2.2.2 RAWFE Integration in VISS
            3. 6.7.3.2.2.3 RAWFE Memory Map
            4. 6.7.3.2.2.4 RAWFE ECC for RAMs
          3. 6.7.3.2.3 RAWFE Interrupts
            1. 6.7.3.2.3.1 RAWFE CPU Interrupts
            2. 6.7.3.2.3.2 RAWFE Debug Events
            3. 6.7.3.2.3.3 RAWFE Interrupt Handling: High Priority
            4. 6.7.3.2.3.4 RAWFE Interrupt Handling: Low Priority
          4. 6.7.3.2.4 RAWFE Sub-Modules Details
            1. 6.7.3.2.4.1 RAWFE Decompanding Block
              1. 6.7.3.2.4.1.1 RAWFE Mask & Shift
              2. 6.7.3.2.4.1.2 RAWFE Piece Wise Linear Operation
              3. 6.7.3.2.4.1.3 RAWFE Offset/WB-1 Block
              4. 6.7.3.2.4.1.4 RAWFE LUT Based compression
            2. 6.7.3.2.4.2 RAWFE WDR Merge Block
              1. 6.7.3.2.4.2.1 RAWFE WDR Motion Adaptive Merge (MA1 / MA2)
              2. 6.7.3.2.4.2.2 RAWFE Companding LUT
            3. 6.7.3.2.4.3 RAWFE Defective Pixel Correction (DPC) Block
              1. 6.7.3.2.4.3.1 RAWFE LUT Based DPC
              2. 6.7.3.2.4.3.2 RAWFE On-The-Fly (OTF) DPC
            4. 6.7.3.2.4.4 RAWFE Lens Shading Correction (LSC) and Digital Gain (DG) Block
              1. 6.7.3.2.4.4.1 RAWFE LSC Features Supported
              2. 6.7.3.2.4.4.2 RAWFE LSC Image Framing with Respect to Gain Map Samples
            5. 6.7.3.2.4.5 RAWFE Gain & Offset Block
            6. 6.7.3.2.4.6 RAWFE H3A
              1. 6.7.3.2.4.6.1  RAWFE H3A Overview
              2. 6.7.3.2.4.6.2  RAWFE H3A Top-Level Block Diagram
              3. 6.7.3.2.4.6.3  RAWFE H3A Line Framing Logic
              4. 6.7.3.2.4.6.4  RAWFE H3A Optional Preprocessing
              5. 6.7.3.2.4.6.5  RAWFE H3A Autofocus Engine
                1. 6.7.3.2.4.6.5.1 RAWFE H3A Paxel Extraction
                2. 6.7.3.2.4.6.5.2 RAWFE H3A Horizontal FV Calculator
                3. 6.7.3.2.4.6.5.3 RAWFE H3A HFV Accumulator
                4. 6.7.3.2.4.6.5.4 RAWFE H3A VFV Calculator
                5. 6.7.3.2.4.6.5.5 RAWFE H3A VFV Accumulator
              6. 6.7.3.2.4.6.6  RAWFE H3A AE/AWB Engine
                1. 6.7.3.2.4.6.6.1 RAWFE H3A Subsampler
                2. 6.7.3.2.4.6.6.2 RAWFE H3A Additional Black Row of AE/AWB Windows
                3. 6.7.3.2.4.6.6.3 RAWFE H3A Saturation Check
                4. 6.7.3.2.4.6.6.4 RAWFE H3A AE/AWB Accumulators
              7. 6.7.3.2.4.6.7  RAWFE H3A DMA Interface
              8. 6.7.3.2.4.6.8  RAWFE H3A Events and Status Checking
              9. 6.7.3.2.4.6.9  RAWFE H3A Interface Mux
              10. 6.7.3.2.4.6.10 RAWFE H3A interface to LSE
              11. 6.7.3.2.4.6.11 RAWFE H3A Erratas
          5. 6.7.3.2.5 RAWFE Programmer’s Guide
            1. 6.7.3.2.5.1 RAWFE Core programming details
            2. 6.7.3.2.5.2 RAWFE HTS programming details
            3. 6.7.3.2.5.3 RAWFE Data transfer programming details
            4. 6.7.3.2.5.4 RAWFE Initialization Sequence
            5. 6.7.3.2.5.5 RAWFE Real-time Оperating Requirements
            6. 6.7.3.2.5.6 RAWFE Power up/down Sequence
        3. 6.7.3.3 Chromatic Aberration Correction (CAC) Module
          1. 6.7.3.3.1 Overview and Feature List
            1. 6.7.3.3.1.1 Features Supported
          2. 6.7.3.3.2 Functional Description
            1. 6.7.3.3.2.1 CAC Integration in VISS
            2. 6.7.3.3.2.2 Introduction
            3. 6.7.3.3.2.3 Functional Operation
              1. 6.7.3.3.2.3.1 CAC Back Mapping
                1. 6.7.3.3.2.3.1.1 Offset Table Storage Format
              2. 6.7.3.3.2.3.2 Pixel Interpolation
              3. 6.7.3.3.2.3.3 Bi-cubic Coefficients
            4. 6.7.3.3.2.4 Interrupt Conditions
              1. 6.7.3.3.2.4.1 Interrupts
              2. 6.7.3.3.2.4.2 Debug Events
        4. 6.7.3.4 VISS Spatial Noise Filter (NSF4V)
          1. 6.7.3.4.1 NSF4V Introduction
            1. 6.7.3.4.1.1 NSF4V Features
          2. 6.7.3.4.2 NSF4V Overview
            1. 6.7.3.4.2.1 Decomposition Kernel Representation
          3. 6.7.3.4.3 NSF4V Lens Shading Correction Compensation
          4. 6.7.3.4.4 NSF4V Noise Threshold Adaptation to Local Image Intensity
          5. 6.7.3.4.5 Delta Features
        5. 6.7.3.5 VISS Global/Local Brightness and Contrast Enhancement (GLBCE) Module
          1. 6.7.3.5.1 GLBCE Overview
          2. 6.7.3.5.2 GLBCE Interface
          3. 6.7.3.5.3 GLBCE Core
            1. 6.7.3.5.3.1 GLBCE Core Key Parameters
            2. 6.7.3.5.3.2 GLBCE Iridix Strength Calculation
            3. 6.7.3.5.3.3 GLBCE Iridix Configuration Registers
              1. 6.7.3.5.3.3.1  GLBCE Iridix Frame Width
              2. 6.7.3.5.3.3.2  GLBCE Iridix Frame Height
              3. 6.7.3.5.3.3.3  GLBCE Iridix Control 0
              4. 6.7.3.5.3.3.4  GLBCE Iridix Control 1
              5. 6.7.3.5.3.3.5  GLBCE Iridix Strength
              6. 6.7.3.5.3.3.6  GLBCE Iridix Variance
              7. 6.7.3.5.3.3.7  GLBCE Iridix Dither
              8. 6.7.3.5.3.3.8  GLBCE Iridix Amplification Limit
              9. 6.7.3.5.3.3.9  GLBCE Iridix Slope Min and Max
              10. 6.7.3.5.3.3.10 GLBCE Iridix Black Level
              11. 6.7.3.5.3.3.11 GLBCE Iridix White Level
              12. 6.7.3.5.3.3.12 GLBCE Iridix Asymmetry Function Look-up-table
              13. 6.7.3.5.3.3.13 GLBCE Iridix Forward and Reverse Perceptual Functions Look-up-tables
              14. 6.7.3.5.3.3.14 GLBCE Iridix WDR Look-up-table
          4. 6.7.3.5.4 GLBCE Embedded Memory
          5. 6.7.3.5.5 GLBCE General Processing
          6. 6.7.3.5.6 GLBCE Continuous Frame Processing
          7. 6.7.3.5.7 GLBCE Single Image Processing
        6. 6.7.3.6 VISS Flexible Color Processing (FCP) Module
          1. 6.7.3.6.1 FCP Overview
            1. 6.7.3.6.1.1 FCP Features Supported
          2. 6.7.3.6.2 FCP Functional Description
          3. 6.7.3.6.3 FCP Submodule Details
            1. 6.7.3.6.3.1 Flexible CFA / Demosaicing
              1. 6.7.3.6.3.1.1 Feature-set
              2. 6.7.3.6.3.1.2 Block Diagram of Flexible CFA
                1. 6.7.3.6.3.1.2.1 Gradient/Threshold Calculation
                2. 6.7.3.6.3.1.2.2 Software Controlled Direction Selection
              3. 6.7.3.6.3.1.3 Example Filter Coefficients - Green Interpolation
                1. 6.7.3.6.3.1.3.1 Example Filter Coefficients - Red/Blue Interpolation
              4. 6.7.3.6.3.1.4 CFA 16-Bit Upgrade
              5. 6.7.3.6.3.1.5 FIR Filter Output Scaling
              6. 6.7.3.6.3.1.6 Decopanding, 24-bit Color Conversion Matrix and Companding Blocks
                1. 6.7.3.6.3.1.6.1 The DcmpdLUT Block
                2. 6.7.3.6.3.1.6.2 The CCM Block
                3. 6.7.3.6.3.1.6.3 The CmpdLUT Block
                4. 6.7.3.6.3.1.6.4 Controls for the Decompanding, CCM, and Companding Blocks
                5. 6.7.3.6.3.1.6.5 Example Use Cases
            2. 6.7.3.6.3.2 Edge Enhancer Module Wrapper (WEE)
              1. 6.7.3.6.3.2.1 Align 12 Block
              2. 6.7.3.6.3.2.2 Align 8 Block
              3. 6.7.3.6.3.2.3 Mux Blocks
              4. 6.7.3.6.3.2.4 SL - Shift Left Block
              5. 6.7.3.6.3.2.5 EE - Edge Enhancer Block
              6. 6.7.3.6.3.2.6 SR - Shift Right Block
              7. 6.7.3.6.3.2.7 Edge Enhancer Module Wrapper (WEE) Registers
            3. 6.7.3.6.3.3 Flexible Color Conversion (CC)
              1. 6.7.3.6.3.3.1 Interface Mux
              2. 6.7.3.6.3.3.2 Color Conversion (CCM-1)
              3. 6.7.3.6.3.3.3 RGB to HSX Conversion
                1. 6.7.3.6.3.3.3.1 Weighted Average Block
                2. 6.7.3.6.3.3.3.2 Saturation Block
                3. 6.7.3.6.3.3.3.3 Division Block
                4. 6.7.3.6.3.3.3.4 LUT Based 12 to 8 Downsampling
              4. 6.7.3.6.3.3.4 Histogram
              5. 6.7.3.6.3.3.5 Contrast Stretch / Gamma
              6. 6.7.3.6.3.3.6 RGB-YUV Conversion
            4. 6.7.3.6.3.4 444-422/420 Chroma Down-sampler
            5. 6.7.3.6.3.5 Blanking and Latency
          4. 6.7.3.6.4 FCP Clocking
          5. 6.7.3.6.5 FCP Interrupts
          6. 6.7.3.6.6 FCP Programmer’s Guide
            1. 6.7.3.6.6.1 HWA Core Programming Details
            2. 6.7.3.6.6.2 HWA HTS Programming Details
            3. 6.7.3.6.6.3 HWA Data Transfer Programming Details
            4. 6.7.3.6.6.4 Initialization Sequence
            5. 6.7.3.6.6.5 Real-time Operating Requirements
            6. 6.7.3.6.6.6 Power Up/Down Sequence
        7. 6.7.3.7 VISS Edge Enhancer (EE)
          1. 6.7.3.7.1 Edge Enhancer Introduction
            1. 6.7.3.7.1.1 Edge Enhancer Filter
            2. 6.7.3.7.1.2 Edge Sharpener Filter
            3. 6.7.3.7.1.3 Merge Block
          2. 6.7.3.7.2 Edge Enhancer Programming Model
      4. 6.7.4 VPAC Lens Distortion Correction (LDC) Module
        1. 6.7.4.1 LDC Overview
          1. 6.7.4.1.1 LDC Features
        2. 6.7.4.2 LDC Functional Description
          1. 6.7.4.2.1  LDC Integration in VPAC
          2. 6.7.4.2.2  LDC Block Diagram
          3. 6.7.4.2.3  LDC Clocks
          4. 6.7.4.2.4  LDC Interrupts
            1. 6.7.4.2.4.1 LDC Interrupt Events Description
              1. 6.7.4.2.4.1.1 PIX_IBLK_OUTOFBOUND
              2. 6.7.4.2.4.1.2 MESH_IBLK_OUTOFBOUND
              3. 6.7.4.2.4.1.3 IFR_OUTOFBOUND
              4. 6.7.4.2.4.1.4 INT_SZOVF
              5. 6.7.4.2.4.1.5 VPAC_LDC_FR_DONE_EVT
              6. 6.7.4.2.4.1.6 VPAC_LDC_SL2_WR_ERR
              7. 6.7.4.2.4.1.7 PIX_IBLK_MEMOVF
              8. 6.7.4.2.4.1.8 MESH_IBLK_MEMOVF
              9. 6.7.4.2.4.1.9 VPAC_LDC_VBUSM_RD_ERR
          5. 6.7.4.2.5  LDC Affine Transform
          6. 6.7.4.2.6  LDC Perspective Transformation
          7. 6.7.4.2.7  LDC Lens Distortion Back Mapping
            1. 6.7.4.2.7.1 LDC Mesh Table Storage Format
          8. 6.7.4.2.8  LDC Pixel Interpolation
          9. 6.7.4.2.9  LDC Buffer Management
            1. 6.7.4.2.9.1 LDC Buffer Management
          10. 6.7.4.2.10 LDC Multi Region with Variable Block size
            1. 6.7.4.2.10.1 LDC Region Skip Feature
            2. 6.7.4.2.10.2 LDC Support for sub-set of 3x3 regions
            3. 6.7.4.2.10.3 LDC Limitations of Multi Region Scheme
            4. 6.7.4.2.10.4 LDC Multi Region Block Constrains
          11. 6.7.4.2.11 LDC Multi-pass Frame processing
          12. 6.7.4.2.12 LDC Input/Output Data Formats
          13. 6.7.4.2.13 LDC YUV422 to YUV420 Conversion
          14. 6.7.4.2.14 Independent Channel Control
          15. 6.7.4.2.15 LDC SL2 Interface (LSE)
            1. 6.7.4.2.15.1 LDC PSA (Parallel Signature Analysis)
          16. 6.7.4.2.16 LDC LUT Mapped Dual Output
          17. 6.7.4.2.17 LDC Band Width Controller
          18. 6.7.4.2.18 LDC Input Block Fetch Limit
          19. 6.7.4.2.19 LDC HTS Interface
          20. 6.7.4.2.20 LDC VBUSM Read Interface
          21. 6.7.4.2.21 Partial Input Frame Storage
          22. 6.7.4.2.22 Hybrid Addressing
        3. 6.7.4.3 LDC Programmers Guide
          1. 6.7.4.3.1 LDC Programming Geometric Distortion Mode
          2. 6.7.4.3.2 LDC Programming Rotational Video Stabilization (Affine Transformation)
          3. 6.7.4.3.3 LDC Programming Perspective Transformation
          4. 6.7.4.3.4 LDC Programming LSE
          5. 6.7.4.3.5 LDC Programming Restrictions and Special Cases
      5. 6.7.5 VPAC Multi-Scaler (MSC)
        1. 6.7.5.1 MSC Overview
          1. 6.7.5.1.1 MSC Features
        2. 6.7.5.2 MSC Functional Description
          1. 6.7.5.2.1 MSC Functional Overview
          2. 6.7.5.2.2 Resizer Algorithm Details
            1. 6.7.5.2.2.1 Multiple Scales Generations
            2. 6.7.5.2.2.2 Polyphase Filter
              1. 6.7.5.2.2.2.1 Interpolation/Resampling
              2. 6.7.5.2.2.2.2 Phase Calculation and Re-sampler
              3. 6.7.5.2.2.2.3 Shared Coefficient Buffers
              4. 6.7.5.2.2.2.4 Border Pixel Padding
            3. 6.7.5.2.2.3 ROI Handling
          3. 6.7.5.2.3 MSC Data Formats Supported
        3. 6.7.5.3 MSC Interrupt Conditions
          1. 6.7.5.3.1 CPU Interrupts
          2. 6.7.5.3.2 Interrupt Event Description
            1. 6.7.5.3.2.1 VPAC_MSC_LSE_FR_DONE_EVT_0/1 Events
            2. 6.7.5.3.2.2 VPAC_MSC_LSE_SL2_RD_ERR Interrupt Event
            3. 6.7.5.3.2.3 VPAC_MSC_LSE_SL2_WR_ERR Interrupt Event
        4. 6.7.5.4 MSC Submodule Details
          1. 6.7.5.4.1 MSC Configuration Interface (MSC_CFG)
          2. 6.7.5.4.2 MSC Load Store Engine (MSC_LSE)
            1. 6.7.5.4.2.1 MSC_LSE Overview
              1. 6.7.5.4.2.1.1 MSC_LSE Features
            2. 6.7.5.4.2.2 MSC_LSE Internal Data Loopback Channel
            3. 6.7.5.4.2.3 MSC_LSE PSA Support
            4. 6.7.5.4.2.4 MSC_LSE Feature Detailed Description
          3. 6.7.5.4.3 MSC_CORE (HWA Core)
            1. 6.7.5.4.3.1 MSC_CORE Overview
            2. 6.7.5.4.3.2 Polyphase Filter of Vertical/Horizontal Resizers
              1. 6.7.5.4.3.2.1 Filter Data Path Logic
              2. 6.7.5.4.3.2.2 Filter Phase Calculation
              3. 6.7.5.4.3.2.3 Filter Parameters
              4. 6.7.5.4.3.2.4 Single-Phase Filter Parameters
              5. 6.7.5.4.3.2.5 Interleaved Mode Handling
              6. 6.7.5.4.3.2.6 Input Skip Line Support
            3. 6.7.5.4.3.3 Scaler Filter Thread Mapping
            4. 6.7.5.4.3.4 Filter Coefficients
              1. 6.7.5.4.3.4.1 Filter Coefficient Selection Algorithm
              2. 6.7.5.4.3.4.2 Filter Coefficient Parameter Configuration
              3. 6.7.5.4.3.4.3 3/4/5-Tap Filter Configuration
            5. 6.7.5.4.3.5 Input/Output ROI Trimmers
        5. 6.7.5.5 MSC Performance
        6. 6.7.5.6 MSC Clocking
        7. 6.7.5.7 MSC Reset
        8. 6.7.5.8 MSC Programmer’s Guide
          1. 6.7.5.8.1 Programming Model
            1. 6.7.5.8.1.1 MSC Programming Guidelines
            2. 6.7.5.8.1.2 MSC_Core Programming Details
            3. 6.7.5.8.1.3 MSC_LSE Programming Details
              1. 6.7.5.8.1.3.1 Input Thread Configuration:
              2. 6.7.5.8.1.3.2 Output Channel Configuration
            4. 6.7.5.8.1.4 MSC HTS Programming Details
            5. 6.7.5.8.1.5 MSC Data Transfer Programming Details
            6. 6.7.5.8.1.6 LSE Interrupt Programming
          2. 6.7.5.8.2 Initialization Sequence
          3. 6.7.5.8.3 Real-Time Operating Requirements
          4. 6.7.5.8.4 Power Up/Down Sequence
      6. 6.7.6 VPAC Noise Filter (NF)
        1. 6.7.6.1 NF Overview
          1. 6.7.6.1.1 NF Supported Features
          2. 6.7.6.1.2 NF Not Supported Features
        2. 6.7.6.2 NF Functional Description
          1. 6.7.6.2.1 Functional Operation
            1. 6.7.6.2.1.1 Overview
            2. 6.7.6.2.1.2 NF Integration In VPAC
            3. 6.7.6.2.1.3 Algorithm Details
            4. 6.7.6.2.1.4 Data Format Support In VPAC
        3. 6.7.6.3 NF Interrupts
          1. 6.7.6.3.1 CPU Interrupts
          2. 6.7.6.3.2 Interrupt Event Description
            1. 6.7.6.3.2.1 NF_FRAME_DONE Event
            2. 6.7.6.3.2.2 NF_SL2_READ_ERROR Event
            3. 6.7.6.3.2.3 NF_SL2_WRITE_ERROR Event
        4. 6.7.6.4 NF Submodule Details
          1. 6.7.6.4.1 NF_CFG
            1. 6.7.6.4.1.1 VBUSP Configuration Interface
            2. 6.7.6.4.1.2 Configuration Register Address Map
          2. 6.7.6.4.2 NF_LSE
            1. 6.7.6.4.2.1 NF_LSE Overview
            2. 6.7.6.4.2.2 NF_LSE Feature Detailed Description
          3. 6.7.6.4.3 HTS Interface And Integration
            1. 6.7.6.4.3.1 Hardware Thread Scheduler (HTS)
            2. 6.7.6.4.3.2 Synchronization With HTS
          4. 6.7.6.4.4 Noise Filter Core Block Diagram
            1. 6.7.6.4.4.1 VP Port (NF_LSE To/From NF_CORE Over VBUSP Interface)
            2. 6.7.6.4.4.2 Space Weight Details
            3. 6.7.6.4.4.3 Weight Calculation Logic
              1. 6.7.6.4.4.3.1 Combined LUT For Space And Range Weights
            4. 6.7.6.4.4.4 Reciprocal Calculation Logic
            5. 6.7.6.4.4.5 Border Handling
              1. 6.7.6.4.4.5.1 Border Handling (Simple)
          5. 6.7.6.4.5 Usage As Generic 2D Filter Engine
          6. 6.7.6.4.6 Adaptive Bilateral Weight Support
          7. 6.7.6.4.7 Chroma Handling (Interleaved Mode)
        5. 6.7.6.5 NF Integration Details
          1. 6.7.6.5.1 Performance Requirements
          2. 6.7.6.5.2 Slave VBUSP Interface Clock
          3. 6.7.6.5.3 Clocking
        6. 6.7.6.6 NF Programmer’s Guide
          1. 6.7.6.6.1 Programming Model
            1. 6.7.6.6.1.1 HWA Core Programming Details
            2. 6.7.6.6.1.2 NF SL2 Wrapper Interface Programming Details
            3. 6.7.6.6.1.3 HWA HTS Programming Details
            4. 6.7.6.6.1.4 HWA Data Transfer Programming Details
          2. 6.7.6.6.2 Initialization Sequence
          3. 6.7.6.6.3 Real-Time Operating Requirements
          4. 6.7.6.6.4 Power Up/Down Sequence
          5. 6.7.6.6.5 Clock Stop
    8. 6.8 Depth and Motion Perception Accelerator (DMPAC)
      1. 6.8.1 DMPAC Overview
        1. 6.8.1.1 DMPAC Features
  9. 7 Interprocessor Communication
    1. 7.1 Mailbox
      1. 7.1.1 Mailbox Overview
        1. 7.1.1.1 Mailbox Features
        2. 7.1.1.2 Mailbox Parameters
      2. 7.1.2 Mailbox Integration
        1. 7.1.2.1 System Mailbox Integration
      3. 7.1.3 Mailbox Functional Description
        1. 7.1.3.1 Mailbox Block Diagram
        2. 7.1.3.2 Mailbox Software Reset
        3. 7.1.3.3 Mailbox Power Management
        4. 7.1.3.4 Mailbox Interrupt Requests
        5. 7.1.3.5 Mailbox Assignment
          1. 7.1.3.5.1 Description
        6. 7.1.3.6 Sending and Receiving Messages
          1. 7.1.3.6.1 Description
        7. 7.1.3.7 Example of Communication
      4. 7.1.4 Mailbox Programming Guide
        1. 7.1.4.1 Mailbox Low-level Programming Models
          1. 7.1.4.1.1 Global Initialization
            1. 7.1.4.1.1.1 Surrounding Modules Global Initialization
            2. 7.1.4.1.1.2 Mailbox Global Initialization
              1. 7.1.4.1.1.2.1 Main Sequence - Mailbox Global Initialization
          2. 7.1.4.1.2 Mailbox Operational Modes Configuration
            1. 7.1.4.1.2.1 Mailbox Processing modes
              1. 7.1.4.1.2.1.1 Main Sequence - Sending a Message (Polling Method)
              2. 7.1.4.1.2.1.2 Main Sequence - Sending a Message (Interrupt Method)
              3. 7.1.4.1.2.1.3 Main Sequence - Receiving a Message (Polling Method)
              4. 7.1.4.1.2.1.4 Main Sequence - Receiving a Message (Interrupt Method)
          3. 7.1.4.1.3 Mailbox Events Servicing
            1. 7.1.4.1.3.1 Events Servicing in Sending Mode
            2. 7.1.4.1.3.2 Events Servicing in Receiving Mode
    2. 7.2 Spinlock
      1. 7.2.1 Spinlock Overview
      2. 7.2.2 Spinlock Functional Description
        1. 7.2.2.1 Spinlock Software Reset
        2. 7.2.2.2 Spinlock Power Management
        3. 7.2.2.3 About Spinlocks
        4. 7.2.2.4 Spinlock Functional Operation
      3. 7.2.3 Spinlock Programming Guide
        1. 7.2.3.1 Spinlock Low-level Programming Models
          1. 7.2.3.1.1 Basic Spinlock Operations
            1. 7.2.3.1.1.1 Spinlocks Clearing After a System Bug Recovery
            2. 7.2.3.1.1.2 Take and Release Spinlock
  10. 8 Memory Controllers
    1. 8.1 Multicore Shared Memory Controller (MSMC)
      1. 8.1.1 MSMC Overview
        1. 8.1.1.1 MSMC Not Supported Features
      2. 8.1.2 MSMC Functional Description
        1. 8.1.2.1  MSMC Block Diagram
        2. 8.1.2.2  MSMC On-Chip Memory Banking
        3. 8.1.2.3  MSMC Snoop Filter and Data Cache
          1. 8.1.2.3.1 Way Partitioning
          2. 8.1.2.3.2 Cache Size Configuration and Associativity
          3. 8.1.2.3.3 Write Back Invalidate
        4. 8.1.2.4  MSMC Access Protection Checks
        5. 8.1.2.5  MSMC Null Slave
        6. 8.1.2.6  MSMC Resource Arbitration
        7. 8.1.2.7  MSMC Error Detection and Correction
          1. 8.1.2.7.1 On-chip SRAM and Pipeline Data Protection
          2. 8.1.2.7.2 On-chip SRAM L3 Cache Tag and Snoop Filter Protection
          3. 8.1.2.7.3 On-chip SRAM Memory Mapped SRAM Snoop Filter Protection
          4. 8.1.2.7.4 Background Parity Refresh (Scrubbing)
        8. 8.1.2.8  MSMC Interrupts
          1. 8.1.2.8.1 Raw Interrupt Registers
          2. 8.1.2.8.2 Interrupt Enable Registers
          3. 8.1.2.8.3 Triggered and Enabled Interrupts
        9. 8.1.2.9  MSMC Memory Regions
        10. 8.1.2.10 MSMC Hardware Coherence
          1. 8.1.2.10.1 Snoop Filter Broadcast Mode
        11. 8.1.2.11 MSMC Quality-of-Service
        12. 8.1.2.12 MSMC Memory Regions Protection
        13. 8.1.2.13 MSMC Cache Tag View
        14. 8.1.2.14 MSMC R50+ Features
          1. 8.1.2.14.1 Way Group Partitioning
            1. 8.1.2.14.1.1 MMRs Related to Way Group Partitioning Feature
              1. 8.1.2.14.1.1.1 RT_WAY_SELECT [Address = 0x8000]
              2. 8.1.2.14.1.1.2 NRT_WAY_SELECT [Address = 0x8008]
          2. 8.1.2.14.2 Write Back Invalidate
            1. 8.1.2.14.2.1 MMR Related to Snoop Filter Invalidate Feature
              1. 8.1.2.14.2.1.1 WBINV_CTRL [Address = 0x4000]
          3. 8.1.2.14.3 FFI Support
            1. 8.1.2.14.3.1 FFI Event Sequence
          4. 8.1.2.14.4 Broadcast Mode
          5. 8.1.2.14.5 DRU and SDMA Access Constraints (Access ARC Removal)
          6. 8.1.2.14.6 EMIF Interleaving
          7. 8.1.2.14.7 QoS Fix/RT Hazarding
    2. 8.2 DDR Subsystem (DDRSS)
      1. 8.2.1 DDRSS Overview
      2. 8.2.2 DDRSS Environment
      3. 8.2.3 DDRSS Functional Description
        1. 8.2.3.1 DDRSS MSMC2DDR Bridge
          1. 8.2.3.1.1 VBUSM.C Threads
          2. 8.2.3.1.2 Class of Service (CoS)
          3. 8.2.3.1.3 AXI Write Data All-Strobes
          4. 8.2.3.1.4 Inline ECC for SDRAM Data
            1. 8.2.3.1.4.1 ECC Cache
            2. 8.2.3.1.4.2 ECC Statistics
          5. 8.2.3.1.5 Opcode Checking
          6. 8.2.3.1.6 Address Alias Prevention
          7. 8.2.3.1.7 Data Error Detection and Correction
          8. 8.2.3.1.8 AXI Bus Timeout
        2. 8.2.3.2 DDRSS Interrupts
        3. 8.2.3.3 DDRSS Memory Regions
        4. 8.2.3.4 DDRSS ECC Support
        5. 8.2.3.5 DDRSS Dynamic Frequency Change Interface
        6. 8.2.3.6 DDR Controller Functional Description
          1. 8.2.3.6.1  DDR PHY Interface (DFI)
          2. 8.2.3.6.2  Command Queue
            1. 8.2.3.6.2.1 Placement Logic
            2. 8.2.3.6.2.2 Command Selection Logic
          3. 8.2.3.6.3  Low Power Control
          4. 8.2.3.6.4  Transaction Processing
          5. 8.2.3.6.5  BIST Engine
          6. 8.2.3.6.6  ECC Engine
          7. 8.2.3.6.7  Address Mapping
          8. 8.2.3.6.8  Paging Policy
          9. 8.2.3.6.9  DDR Controller Initialization
          10. 8.2.3.6.10 Programming LPDDR4 Memories
            1. 8.2.3.6.10.1 Frequency Set Point (FSP)
              1. 8.2.3.6.10.1.1 FSP Mode Register Programming During Initialization
              2. 8.2.3.6.10.1.2 FSP Mode Register Programming During Normal Operation
              3. 8.2.3.6.10.1.3 FSP Mode Register Programming During Dynamic Frequency Scaling
            2. 8.2.3.6.10.2 Data Bus Inversion (DBI)
            3. 8.2.3.6.10.3 On-Die Termination
              1. 8.2.3.6.10.3.1 LPDDR4 DQ ODT
              2. 8.2.3.6.10.3.2 LPDDR4 CA ODT
            4. 8.2.3.6.10.4 Byte Lane Swapping
            5. 8.2.3.6.10.5 DQS Interval Oscillator
              1. 8.2.3.6.10.5.1 Oscillator State Machine
            6. 8.2.3.6.10.6 Per-Bank Refresh (PBR)
              1. 8.2.3.6.10.6.1 Normal Operation
              2. 8.2.3.6.10.6.2 Continuous Refresh Request Mode
        7. 8.2.3.7 DDR PHY Functional Description
          1. 8.2.3.7.1  Data Slice
          2. 8.2.3.7.2  Address Slice
            1. 8.2.3.7.2.1 Address Swapping
          3. 8.2.3.7.3  Address/Control Slice
          4. 8.2.3.7.4  Clock Slice
          5. 8.2.3.7.5  DDR PHY Initialization
          6. 8.2.3.7.6  DDR PHY Dynamic Frequency Scaling (DFS)
          7. 8.2.3.7.7  Chip Select and Frequency Based Register Settings
          8. 8.2.3.7.8  Low-Power Modes
          9. 8.2.3.7.9  Training Support
            1. 8.2.3.7.9.1 Write Leveling
            2. 8.2.3.7.9.2 Read Gate Training
            3. 8.2.3.7.9.3 Read Data Eye Training
            4. 8.2.3.7.9.4 Write DQ Training
            5. 8.2.3.7.9.5 CA Training
            6. 8.2.3.7.9.6 CS Training
          10. 8.2.3.7.10 Data Bus Inversion (DBI)
          11. 8.2.3.7.11 I/O Pad Calibration
          12. 8.2.3.7.12 DQS Error
        8. 8.2.3.8 PI Functional Description
          1. 8.2.3.8.1 PI Initialization
      4. 8.2.4 DDRSS Registers
    3. 8.3 Peripheral Virtualization Unit (PVU)
      1. 8.3.1 PVU Overview
        1. 8.3.1.1 PVU Features
        2. 8.3.1.2 PVU Parameters
      2. 8.3.2 PVU Functional Description
        1. 8.3.2.1  Functional Operation Overview
        2. 8.3.2.2  PVU Channels
        3. 8.3.2.3  TLB
        4. 8.3.2.4  TLB Entry
        5. 8.3.2.5  TLB Selection
        6. 8.3.2.6  DMA Classes
        7. 8.3.2.7  General virtIDs
        8. 8.3.2.8  TLB Lookup
        9. 8.3.2.9  TLB Miss
        10. 8.3.2.10 Multiple Matching Entries
        11. 8.3.2.11 TLB Disable
        12. 8.3.2.12 TLB Chaining
        13. 8.3.2.13 TLB Permissions
        14. 8.3.2.14 Translation
        15. 8.3.2.15 Memory Attributes
        16. 8.3.2.16 Faulted Transactions
        17. 8.3.2.17 Non-Virtual Transactions
        18. 8.3.2.18 Allowed virtIDs
        19. 8.3.2.19 Software Control
        20. 8.3.2.20 Fault Logging
        21. 8.3.2.21 Alignment Restrictions
    4. 8.4 Region-based Address Translation (RAT) Module
      1. 8.4.1 RAT Functional Description
        1. 8.4.1.1 RAT Availability
        2. 8.4.1.2 RAT Operation
        3. 8.4.1.3 RAT Error Logging
  11. 9 Interrupts
    1. 9.1 Interrupt Architecture
    2. 9.2 Interrupt Controllers
      1. 9.2.1 Generic Interrupt Controller (GIC)
        1. 9.2.1.1 GIC Overview
          1. 9.2.1.1.1 GIC Features
          2. 9.2.1.1.2 GIC Not Supported Features
        2. 9.2.1.2 GIC Functional Description
          1. 9.2.1.2.1 Arm GIC-500
          2. 9.2.1.2.2 GIC Interrupt Types
          3. 9.2.1.2.3 GIC Interfaces
          4. 9.2.1.2.4 GIC Interrupt Outputs
          5. 9.2.1.2.5 GIC ECC Support
          6. 9.2.1.2.6 GIC AXI2VBUSM and VBUSM2AXI Bridges
      2. 9.2.2 Cluster Level Event Controller (CLEC)
        1. 9.2.2.1 CLEC Overview
        2. 9.2.2.2 CLEC Functional Description
          1. 9.2.2.2.1 CLEC Interrupt Event Routing
          2. 9.2.2.2.2 CLEC Virtualization, Isolation and Access Control
          3. 9.2.2.2.3 CLEC Memory Protection
          4. 9.2.2.2.4 CLEC ECC Support
          5. 9.2.2.2.5 CLEC Intra-Core Communication
          6. 9.2.2.2.6 CLEC Event Maps
            1. 9.2.2.2.6.1 CLEC ESM Event Routing
      3. 9.2.3 Other Interrupt Controllers
    3. 9.3 Interrupt Routers
      1. 9.3.1 INTRTR Overview
      2. 9.3.2 INTRTR Registers
        1. 9.3.2.1 CMPEVENT_INTRTR Registers
        2. 9.3.2.2 GPIOMUX_INTRTR Registers
        3. 9.3.2.3 MAIN2MCU_LVL_INTRTR Registers
        4. 9.3.2.4 MAIN2MCU_PLS_INTRTR Registers
        5. 9.3.2.5 TIMESYNC_INTRTR Registers
    4. 9.4 Interrupt Sources
      1. 9.4.1  CMPEVENT_INTRTR0_INTERRUPT_MAP
      2. 9.4.2  COMPUTE_CLUSTERHP0_CLEC_0_INTERRUPT_MAP
      3. 9.4.3  COMPUTE_CLUSTERHP0_GIC500SS_0_INTERRUPT_MAP
      4. 9.4.4  CPSW_9XUSSM0_INTERRUPT_MAP
      5. 9.4.5  CPSW1_COMMON_0_INTERRUPT_MAP
      6. 9.4.6  CPSW1_INTERRUPT_MAP
      7. 9.4.7  DMPAC0_INTD_0_INTERRUPT_MAP
      8. 9.4.8  ESM0_INTERRUPT_MAP
      9. 9.4.9  GLUELOGIC_A72_IPC_INTR_GLUE_INTERRUPT_MAP
      10. 9.4.10 GLUELOGIC_DBG_CBASS_INTR_OR_GLUE_INTERRUPT_MAP
      11. 9.4.11 GLUELOGIC_FW_CBASS_INTR_OR_GLUE_INTERRUPT_MAP
      12. 9.4.12 GLUELOGIC_GPU_GPIO_INT_GLUE_INTERRUPT_MAP
      13. 9.4.13 GLUELOGIC_MAIN_CBASS_INTR_OR_GLUE_INTERRUPT_MAP
      14. 9.4.14 GLUELOGIC_NONFW_CBASS_INTR_OR_GLUE_INTERRUPT_MAP
      15. 9.4.15 GPIOMUX_INTRTR0_INTERRUPT_MAP
      16. 9.4.16 MAIN_GPIO0_VIRT_INTERRUPT_MAP
      17. 9.4.17 MAIN2MCU_LVL_INTRTR0_INTERRUPT_MAP
      18. 9.4.18 MAIN2MCU_PLS_INTRTR0_INTERRUPT_MAP
      19. 9.4.19 MCU_ADC12FCC0_COMMON_0_INTERRUPT_MAP
      20. 9.4.20 MCU_ADC12FCC1_COMMON_0_INTERRUPT_MAP
      21. 9.4.21 MCU_CPSW0_COMMON_0_INTERRUPT_MAP
      22. 9.4.22 MCU_CPSW0_INTERRUPT_MAP
      23. 9.4.23 MCU_ESM0_INTERRUPT_MAP
      24. 9.4.24 MCU_NAVSS0_INTR_ROUTER_0_INTERRUPT_MAP
      25. 9.4.25 MCU_NAVSS0_UDMASS_INTA_0_INTERRUPT_MAP
      26. 9.4.26 MCU_PDMA0_INTERRUPT_MAP
      27. 9.4.27 MCU_PDMA1_INTERRUPT_MAP
      28. 9.4.28 MCU_PDMA2_INTERRUPT_MAP
      29. 9.4.29 MCU_PDMA3_INTERRUPT_MAP
      30. 9.4.30 MCU_R5FSS0_CORE0_INTERRUPT_MAP
      31. 9.4.31 MCU_R5FSS0_CORE1_INTERRUPT_MAP
      32. 9.4.32 NAVSS0_INTERRUPT_MAP
      33. 9.4.33 NAVSS0_INTR_0_INTERRUPT_MAP
      34. 9.4.34 NAVSS0_UDMASS_INTA_0_INTERRUPT_MAP
      35. 9.4.35 PCIE0_INTERRUPT_MAP
      36. 9.4.36 PCIE1_INTERRUPT_MAP
      37. 9.4.37 PCIE2_INTERRUPT_MAP
      38. 9.4.38 PCIE3_INTERRUPT_MAP
      39. 9.4.39 PDMA0_INTERRUPT_MAP
      40. 9.4.40 PDMA1_INTERRUPT_MAP
      41. 9.4.41 PDMA2_INTERRUPT_MAP
      42. 9.4.42 PDMA3_INTERRUPT_MAP
      43. 9.4.43 PDMA4_INTERRUPT_MAP
      44. 9.4.44 PDMA5_COMMON_0_INTERRUPT_MAP
      45. 9.4.45 PDMA6_COMMON_0_INTERRUPT_MAP
      46. 9.4.46 PDMA7_COMMON_0_INTERRUPT_MAP
      47. 9.4.47 PDMA8_INTERRUPT_MAP
      48. 9.4.48 PINFUNCTION_SYNC0_OUTOUT_INTERRUPT_MAP
      49. 9.4.49 PINFUNCTION_SYNC1_OUTOUT_INTERRUPT_MAP
      50. 9.4.50 PINFUNCTION_SYNC2_OUTOUT_INTERRUPT_MAP
      51. 9.4.51 PINFUNCTION_SYNC3_OUTOUT_INTERRUPT_MAP
      52. 9.4.52 R5FSS0_CORE0_INTERRUPT_MAP
      53. 9.4.53 R5FSS0_CORE1_INTERRUPT_MAP
      54. 9.4.54 R5FSS1_CORE0_INTERRUPT_MAP
      55. 9.4.55 R5FSS1_CORE1_INTERRUPT_MAP
      56. 9.4.56 R5FSS2_CORE0_INTERRUPT_MAP
      57. 9.4.57 R5FSS2_CORE1_INTERRUPT_MAP
      58. 9.4.58 TIMESYNC_INTRTR0_INTERRUPT_MAP
      59. 9.4.59 VUSR_DUAL0_INTERRUPT_MAP
      60. 9.4.60 WKUP_ESM0_INTERRUPT_MAP
      61. 9.4.61 WKUP_GPIO_VIRT_INTERRUPT_MAP
      62. 9.4.62 WKUP_GPIOMUX_INTRTR0_INTERRUPT_MAP
      63. 9.4.63 WKUP_HSM0_INTERRUPT_MAP
      64. 9.4.64 WKUP_SMS0_COMMON_0_INTERRUPT_MAP
      65. 9.4.65 WKUP_TIFS0_INTERRUPT_MAP
  12. 10Data Movement Architecture (DMA)
    1. 10.1 DMA Architecture
      1. 10.1.1 Overview
        1. 10.1.1.1  Navigator Subsystem
        2. 10.1.1.2  Ring Accelerator (RA)
        3. 10.1.1.3  Proxy
        4. 10.1.1.4  Secure Proxy
        5. 10.1.1.5  Interrupt Aggregator (INTA)
        6. 10.1.1.6  Interrupt Router (IR)
        7. 10.1.1.7  Unified DMA – Third Party Channel Controller (UDMA-C)
        8. 10.1.1.8  Unified Transfer Controller (UTC)
        9. 10.1.1.9  Data Routing Unit (DRU)
        10. 10.1.1.10 Unified DMA – Peripheral Root Complex (UDMA-P)
        11. 10.1.1.11 Peripheral DMA (PDMA)
        12. 10.1.1.12 Embedded DMA
        13. 10.1.1.13 Definition of Terms
      2. 10.1.2 UDMA Hardware/Software Interface
        1. 10.1.2.1 Data Buffers
        2. 10.1.2.2 Descriptors
          1. 10.1.2.2.1 Host Packet Descriptor
          2. 10.1.2.2.2 Host Buffer Descriptor
          3. 10.1.2.2.3 Monolithic Packet Descriptor
          4. 10.1.2.2.4 Transfer Request Descriptor
        3. 10.1.2.3 Transfer Request Record
          1. 10.1.2.3.1 Overview
          2. 10.1.2.3.2 Addressing Algorithm
            1. 10.1.2.3.2.1 Linear Addressing (Forward)
          3. 10.1.2.3.3 Transfer Request Formats
          4. 10.1.2.3.4 Flags Field Definition
            1. 10.1.2.3.4.1 Type: TR Type Field
            2. 10.1.2.3.4.2 STATIC: Static Field Definition
            3. 10.1.2.3.4.3 EVENT_SIZE: Event Generation Definition
            4. 10.1.2.3.4.4 TRIGGER INFO: TR Triggers
            5. 10.1.2.3.4.5 TRIGGERX_TYPE: Trigger Type
            6. 10.1.2.3.4.6 TRIGGERX: Trigger Selection
            7. 10.1.2.3.4.7 CMD ID: Command ID Field Definition
            8. 10.1.2.3.4.8 Configuration Specific Flags Definition
          5. 10.1.2.3.5 TR Address and Size Attributes
            1. 10.1.2.3.5.1  ICNT0
            2. 10.1.2.3.5.2  ICNT1
            3. 10.1.2.3.5.3  ADDR
            4. 10.1.2.3.5.4  DIM1
            5. 10.1.2.3.5.5  ICNT2
            6. 10.1.2.3.5.6  ICNT3
            7. 10.1.2.3.5.7  DIM2
            8. 10.1.2.3.5.8  DIM3
            9. 10.1.2.3.5.9  DDIM1
            10. 10.1.2.3.5.10 DADDR
            11. 10.1.2.3.5.11 DDIM2
            12. 10.1.2.3.5.12 DDIM3
            13. 10.1.2.3.5.13 DICNT0
            14. 10.1.2.3.5.14 DICNT1
            15. 10.1.2.3.5.15 DICNT2
            16. 10.1.2.3.5.16 DICNT3
          6. 10.1.2.3.6 FMTFLAGS
            1. 10.1.2.3.6.1 AMODE: Addressing Mode Definition
              1. 10.1.2.3.6.1.1 Linear Addressing
              2. 10.1.2.3.6.1.2 Circular Addressing
            2. 10.1.2.3.6.2 DIR: Addressing Mode Direction Definition
            3. 10.1.2.3.6.3 ELTYPE: Element Type Definition
            4. 10.1.2.3.6.4 DFMT: Data Formatting Algorithm Definition
            5. 10.1.2.3.6.5 SECTR: Secondary Transfer Request Definition
              1. 10.1.2.3.6.5.1 Secondary TR Formats
              2. 10.1.2.3.6.5.2 Secondary TR FLAGS
                1. 10.1.2.3.6.5.2.1 SEC_TR_TYPE: Secondary TR Type Field
                2. 10.1.2.3.6.5.2.2 Multiple Buffer Interleave
            6. 10.1.2.3.6.6 AMODE SPECIFIC: Addressing Mode Field
              1. 10.1.2.3.6.6.1 Circular Address Mode Specific Flags
                1. 10.1.2.3.6.6.1.1 CBK0 and CBK1: Circular Block Size Selection
                2. 10.1.2.3.6.6.1.2 Amx: Addressing Mode Selection
            7. 10.1.2.3.6.7 Cache Flags
        4. 10.1.2.4 Transfer Response Record
          1. 10.1.2.4.1 STATUS Field Definition
            1. 10.1.2.4.1.1 STATUS_TYPE Definition
              1. 10.1.2.4.1.1.1 Transfer Error
              2. 10.1.2.4.1.1.2 Aborted Error
              3. 10.1.2.4.1.1.3 Submission Error
              4. 10.1.2.4.1.1.4 Unsupported Feature
              5. 10.1.2.4.1.1.5 Transfer Exception
              6. 10.1.2.4.1.1.6 Teardown Flush
        5. 10.1.2.5 Queues
          1. 10.1.2.5.1 Queue Types
            1. 10.1.2.5.1.1 Transmit Queues (Pass By Reference)
            2. 10.1.2.5.1.2 Transmit Queues (Pass By Value)
            3. 10.1.2.5.1.3 Transmit Completion Queues (Pass By Reference)
            4. 10.1.2.5.1.4 Transmit Completion Queues (Pass By Value)
            5. 10.1.2.5.1.5 Receive Queues
            6. 10.1.2.5.1.6 Free Descriptor Queues
            7. 10.1.2.5.1.7 Free Descriptor/Buffer Queues
          2. 10.1.2.5.2 Ring Accelerator Queues Implementation
      3. 10.1.3 Operational Description
        1. 10.1.3.1  Resource Allocation
        2. 10.1.3.2  Ring Accelerator Operation
          1. 10.1.3.2.1 Queue Initialization
          2. 10.1.3.2.2 Queuing packets (Exposed Ring Mode)
          3. 10.1.3.2.3 De-queuing packets (Exposed Ring Mode)
          4. 10.1.3.2.4 Queuing packets (Queue Mode)
          5. 10.1.3.2.5 De-queuing packets (Queue Mode)
        3. 10.1.3.3  UDMA Internal Transmit Channel Setup (All Packet Types)
        4. 10.1.3.4  UDMA Internal Transmit Channel Teardown (All Packet Types)
        5. 10.1.3.5  UDMA-P Transmit Channel Pause
        6. 10.1.3.6  UDMA-P Transmit Operation (Host Packet Type)
        7. 10.1.3.7  UDMA-P Transmit Operation (Monolithic Packet)
        8. 10.1.3.8  UDMA Transmit Operation (TR Packet)
        9. 10.1.3.9  UDMA Transmit Operation (Direct TR)
        10. 10.1.3.10 UDMA Transmit Error/Exception Handling
          1. 10.1.3.10.1 Null Icnt0 Error
          2. 10.1.3.10.2 Unsupported TR Type
          3. 10.1.3.10.3 Bus Errors
        11. 10.1.3.11 UDMA Receive Channel Setup (All Packet Types)
        12. 10.1.3.12 UDMA Receive Channel Teardown
        13. 10.1.3.13 UDMA-P Receive Channel Pause
        14. 10.1.3.14 UDMA-P Receive Free Descriptor/Buffer Queue Setup (Host Packets)
        15. 10.1.3.15 UDMA-P Receive FlowID Firewall Operation
        16. 10.1.3.16 UDMA-P Receive Operation (Host Packet)
        17. 10.1.3.17 UDMA-P Receive Operation (Monolithic Packet)
        18. 10.1.3.18 UDMA Receive Operation (TR Packet)
        19. 10.1.3.19 UDMA Receive Operation (Direct TR)
        20. 10.1.3.20 UDMA Receive Error/Exception Handling
          1. 10.1.3.20.1 Error Conditions
            1. 10.1.3.20.1.1 Bus Errors
            2. 10.1.3.20.1.2 Null Icnt0 Error
            3. 10.1.3.20.1.3 Unsupported TR Type
          2. 10.1.3.20.2 Exception Conditions Exception Conditions
            1. 10.1.3.20.2.1 Descriptor Starvation
            2. 10.1.3.20.2.2 Protocol Errors
            3. 10.1.3.20.2.3 Dropped Packets
            4. 10.1.3.20.2.4 Reception of EOL Delimiter
            5. 10.1.3.20.2.5 EOP Asserted Prematurely (Short Packet)
            6. 10.1.3.20.2.6 EOP Asserted Late (Long Packets)
        21. 10.1.3.21 UTC Operation
        22. 10.1.3.22 UTC Receive Error/Exception Handling
          1. 10.1.3.22.1 Error Handling
            1. 10.1.3.22.1.1 Null Icnt0 Error
            2. 10.1.3.22.1.2 Unsupported TR Type
          2. 10.1.3.22.2 Exception Conditions
            1. 10.1.3.22.2.1 Reception of EOL Delimiter
            2. 10.1.3.22.2.2 EOP Asserted Prematurely (Short Packet)
            3. 10.1.3.22.2.3 EOP Asserted Late (Long Packets)
    2. 10.2 Navigator Subsystem (NAVSS)
      1. 10.2.1 Main Navigator Subsystem (NAVSS)
        1. 10.2.1.1 NAVSS Overview
        2. 10.2.1.2 NAVSS Functional Description
        3. 10.2.1.3 NAVSS Interrupt Configuration
          1. 10.2.1.3.1 NAVSS Event and Interrupt Flow
            1. 10.2.1.3.1.1 NAVSS Interrupts Description
            2. 10.2.1.3.1.2 Application Example
      2. 10.2.2 MCU Navigator Subsystem (MCU NAVSS)
        1. 10.2.2.1 MCU NAVSS Overview
        2. 10.2.2.2 MCU NAVSS Functional Description
      3. 10.2.3 Unified DMA Controller (UDMA)
        1. 10.2.3.1 UDMA Overview
          1. 10.2.3.1.1 UDMA Features
          2. 10.2.3.1.2 UDMA Parameters
        2. 10.2.3.2 UDMA Functional Description
          1. 10.2.3.2.1 Block Diagram
          2. 10.2.3.2.2 General Functionality
            1. 10.2.3.2.2.1  Operational States
            2. 10.2.3.2.2.2  Tx Channel Allocation
            3. 10.2.3.2.2.3  Rx Channel Allocation
            4. 10.2.3.2.2.4  Tx Teardown
            5. 10.2.3.2.2.5  Rx Teardown
            6. 10.2.3.2.2.6  Tx Clock Stop
            7. 10.2.3.2.2.7  Rx Clock Stop
            8. 10.2.3.2.2.8  Rx Thread Enables
            9. 10.2.3.2.2.9  Events
              1. 10.2.3.2.2.9.1 Local Event Inputs
              2. 10.2.3.2.2.9.2 Inbound Tx PSI-L Events
              3. 10.2.3.2.2.9.3 Outbound Rx PSI-L Events
            10. 10.2.3.2.2.10 Emulation Control
          3. 10.2.3.2.3 Packet Oriented Transmit Operation
            1. 10.2.3.2.3.1 Packet Mode VBUSM Master Interface Command ID Selection
          4. 10.2.3.2.4 Packet Oriented Receive Operation
            1. 10.2.3.2.4.1 Rx Packet Drop
            2. 10.2.3.2.4.2 Rx Starvation and the Starvation Timer
          5. 10.2.3.2.5 Third Party Mode Operation
            1. 10.2.3.2.5.1 Events and Flow Control
              1. 10.2.3.2.5.1.1 Channel Triggering
              2. 10.2.3.2.5.1.2 Internal TR Completion Events
            2. 10.2.3.2.5.2 Transmit Operation
              1. 10.2.3.2.5.2.1 Transfer Request
              2. 10.2.3.2.5.2.2 Transfer Response
              3. 10.2.3.2.5.2.3 Data Transfer
              4. 10.2.3.2.5.2.4 Memory Interface Transactions
              5. 10.2.3.2.5.2.5 Error Handling
            3. 10.2.3.2.5.3 Receive Operation
              1. 10.2.3.2.5.3.1 Transfer Request
              2. 10.2.3.2.5.3.2 Transfer Response
              3. 10.2.3.2.5.3.3 Error Handling
            4. 10.2.3.2.5.4 Data Transfer
              1. 10.2.3.2.5.4.1 Memory Interface Transactions
              2. 10.2.3.2.5.4.2 Rx Packet Drop
      4. 10.2.4 Ring Accelerator (RINGACC)
        1. 10.2.4.1 RINGACC Overview
          1. 10.2.4.1.1 RINGACC Features
          2. 10.2.4.1.2 RINGACC Parameters
        2. 10.2.4.2 RINGACC Functional Description
          1. 10.2.4.2.1 Block Diagram
            1. 10.2.4.2.1.1  Configuration Registers
            2. 10.2.4.2.1.2  Source Command FIFO
            3. 10.2.4.2.1.3  Source Write Data FIFO
            4. 10.2.4.2.1.4  Source Read Data FIFO
            5. 10.2.4.2.1.5  Source Write Status FIFO
            6. 10.2.4.2.1.6  Main State Machine
            7. 10.2.4.2.1.7  Destination Command FIFO
            8. 10.2.4.2.1.8  Destination Write Data FIFO
            9. 10.2.4.2.1.9  Destination Read Data FIFO
            10. 10.2.4.2.1.10 Destination Write Status FIFO
          2. 10.2.4.2.2 RINGACC Functional Operation
            1. 10.2.4.2.2.1 Queue Modes
              1. 10.2.4.2.2.1.1 Ring Mode
              2. 10.2.4.2.2.1.2 Messaging Mode
              3. 10.2.4.2.2.1.3 Credentials Mode
              4. 10.2.4.2.2.1.4 Queue Manager Mode
              5. 10.2.4.2.2.1.5 Peek Support
              6. 10.2.4.2.2.1.6 Index Register Operation
            2. 10.2.4.2.2.2 VBUSM Slave Ring Operations
            3. 10.2.4.2.2.3 VBUSM Master Interface Command ID Selection
            4. 10.2.4.2.2.4 Ring Push Operation (VBUSM Write to Source Interface)
            5. 10.2.4.2.2.5 Ring Pop Operation (VBUSM Read from Source Interface)
            6. 10.2.4.2.2.6 Host Doorbell Access
            7. 10.2.4.2.2.7 Queue Push Operation (VBUSM Write to Source Interface)
            8. 10.2.4.2.2.8 Queue Pop Operation (VBUSM Read from Source Interface)
            9. 10.2.4.2.2.9 Mismatched Element Size Handling
          3. 10.2.4.2.3 Events
          4. 10.2.4.2.4 Bus Error Handling
          5. 10.2.4.2.5 Monitors
            1. 10.2.4.2.5.1 Threshold Monitor
            2. 10.2.4.2.5.2 Watermark Monitor
            3. 10.2.4.2.5.3 Starvation Monitor
            4. 10.2.4.2.5.4 Statistics Monitor
            5. 10.2.4.2.5.5 Overflow
            6. 10.2.4.2.5.6 Ring Update Port
            7. 10.2.4.2.5.7 Tracing
      5. 10.2.5 Proxy
        1. 10.2.5.1 Proxy Overview
          1. 10.2.5.1.1 Proxy Features
          2. 10.2.5.1.2 Proxy Parameters
        2. 10.2.5.2 Proxy Functional Description
          1. 10.2.5.2.1  Targets
            1. 10.2.5.2.1.1 Ring Accelerator
          2. 10.2.5.2.2  Proxy Sizes
          3. 10.2.5.2.3  Proxy Interleaving
          4. 10.2.5.2.4  Proxy Host States
          5. 10.2.5.2.5  Proxy Host Channel Selection
          6. 10.2.5.2.6  Proxy Host Access
            1. 10.2.5.2.6.1 Proxy Host Writes
            2. 10.2.5.2.6.2 Proxy Host Reads
          7. 10.2.5.2.7  Permission Inheritance
          8. 10.2.5.2.8  Buffer Size
          9. 10.2.5.2.9  Error Events
          10. 10.2.5.2.10 Debug Reads
      6. 10.2.6 Secure Proxy
        1. 10.2.6.1 Secure Proxy Overview
          1. 10.2.6.1.1 Secure Proxy Features
          2. 10.2.6.1.2 Secure Proxy Parameters
        2. 10.2.6.2 Secure Proxy Functional Description
          1. 10.2.6.2.1  Targets
            1. 10.2.6.2.1.1 Ring Accelerator
          2. 10.2.6.2.2  Buffers
            1. 10.2.6.2.2.1 Proxy Credits
            2. 10.2.6.2.2.2 Proxy Private Word
            3. 10.2.6.2.2.3 Completion Byte
          3. 10.2.6.2.3  Proxy Thread Sizes
          4. 10.2.6.2.4  Proxy Thread Interleaving
          5. 10.2.6.2.5  Proxy States
          6. 10.2.6.2.6  Proxy Host Access
            1. 10.2.6.2.6.1 Proxy Host Writes
            2. 10.2.6.2.6.2 Proxy Host Reads
            3. 10.2.6.2.6.3 Buffer Accesses
            4. 10.2.6.2.6.4 Target Access
            5. 10.2.6.2.6.5 Error State
          7. 10.2.6.2.7  Permission Inheritance
          8. 10.2.6.2.8  Resource Association
          9. 10.2.6.2.9  Direction
          10. 10.2.6.2.10 Threshold Events
          11. 10.2.6.2.11 Error Events
          12. 10.2.6.2.12 Bus Errors and Credits
          13. 10.2.6.2.13 Debug
      7. 10.2.7 Interrupt Aggregator (INTR_AGGR)
        1. 10.2.7.1 INTR_AGGR Overview
          1. 10.2.7.1.1 INTR_AGGR Features
          2. 10.2.7.1.2 INTR_AGGR Parameters
        2. 10.2.7.2 INTR_AGGR Functional Description
          1. 10.2.7.2.1 Submodule Descriptions
            1. 10.2.7.2.1.1 Status/Mask Registers
            2. 10.2.7.2.1.2 Interrupt Mapping Block
            3. 10.2.7.2.1.3 Global Event Input (GEVI) Counters
            4. 10.2.7.2.1.4 Local Event Input (LEVI) to Global Event Conversion
            5. 10.2.7.2.1.5 Global Event Multicast
          2. 10.2.7.2.2 General Functionality
            1. 10.2.7.2.2.1 Event to Interrupt Bit Steering
            2. 10.2.7.2.2.2 Interrupt Status
            3. 10.2.7.2.2.3 Interrupt Masked Status
            4. 10.2.7.2.2.4 Enabling/Disabling Individual Interrupt Source Bits
            5. 10.2.7.2.2.5 Interrupt Output Generation
            6. 10.2.7.2.2.6 Global Event Counting
            7. 10.2.7.2.2.7 Local Event to Global Event Conversion
            8. 10.2.7.2.2.8 Global Event Multicast
      8. 10.2.8 Packet Streaming Interface Link (PSI-L)
        1. 10.2.8.1 PSI-L Overview
        2. 10.2.8.2 PSI-L Functional Description
          1. 10.2.8.2.1 PSI-L Introduction
          2. 10.2.8.2.2 PSI-L Operation
            1. 10.2.8.2.2.1 Event Transport
            2. 10.2.8.2.2.2 Threads
            3. 10.2.8.2.2.3 Arbitration Protocol
            4. 10.2.8.2.2.4 Thread Configuration
              1. 10.2.8.2.2.4.1 Thread Pairing
                1. 10.2.8.2.2.4.1.1 Configuration Transaction Pairing
              2. 10.2.8.2.2.4.2 Configuration Registers Region
      9. 10.2.9 NAVSS North Bridge (NB)
        1. 10.2.9.1 NB Overview
          1. 10.2.9.1.1 Features Supported
          2. 10.2.9.1.2 NB Parameters
            1. 10.2.9.1.2.1 Compliance to Standards
            2. 10.2.9.1.2.2 Features Not Supported
        2. 10.2.9.2 NB Functional Description
          1. 10.2.9.2.1  VBUSM Slave Interfaces
          2. 10.2.9.2.2  VBUSM Master Interface
          3. 10.2.9.2.3  VBUSM.C Interfaces
            1. 10.2.9.2.3.1 Multi-Threading
            2. 10.2.9.2.3.2 Write Command Crediting
            3. 10.2.9.2.3.3 Early Credit Response
            4. 10.2.9.2.3.4 Priority Escalation
          4. 10.2.9.2.4  Source M2M Bridges
          5. 10.2.9.2.5  Destination M2M Bridge
          6. 10.2.9.2.6  M2C Bridge
          7. 10.2.9.2.7  Memory Attribute Tables
          8. 10.2.9.2.8  Outstanding Read Data Limiter
          9. 10.2.9.2.9  Ordering
          10. 10.2.9.2.10 Quality of Service
          11. 10.2.9.2.11 IDLE Behavior
          12. 10.2.9.2.12 Clock Power Management
    3. 10.3 Peripheral DMA (PDMA)
      1. 10.3.1 PDMA Controller
        1. 10.3.1.1 PDMA Overview
          1. 10.3.1.1.1 PDMA Features
            1. 10.3.1.1.1.1  MCU_PDMA0 (MCU_PDMA_MISC_G0) Features
            2. 10.3.1.1.1.2  MCU_PDMA1 (MCU_PDMA_MISC_G1) Features
            3. 10.3.1.1.1.3  MCU_PDMA2 (MCU_PDMA_MISC_G2) Features
            4. 10.3.1.1.1.4  MCU_PDMA3 (MCU_PDMA_ADC) Features
            5. 10.3.1.1.1.5  PDMA5 (PDMA_MCAN) Features
            6. 10.3.1.1.1.6  PDMA6 (PDMA_MCASP_G0) Features
            7. 10.3.1.1.1.7  PDMA9 (PDMA_SPI_G0) Features
            8. 10.3.1.1.1.8  PDMA10 (PDMA_SPI_G1) Features
            9. 10.3.1.1.1.9  PDMA13 (PDMA_USART_G0) Features
            10. 10.3.1.1.1.10 PDMA14 (PDMA_USART_G1) Features
            11. 10.3.1.1.1.11 PDMA15 (PDMA_USART_G2) Features
        2. 10.3.1.2 PDMA Functional Description
          1. 10.3.1.2.1 PDMA Functional Blocks
            1. 10.3.1.2.1.1 Scheduler
            2. 10.3.1.2.1.2 Tx Per-Channel Buffers (TCP FIFO)
            3. 10.3.1.2.1.3 Tx DMA Unit (Tx Engine)
            4. 10.3.1.2.1.4 Rx Per-Channel Buffers (RCP FIFO)
            5. 10.3.1.2.1.5 Rx DMA Unit (Rx Engine)
          2. 10.3.1.2.2 PDMA General Functionality
            1. 10.3.1.2.2.1 Operational States
            2. 10.3.1.2.2.2 Clock Stop
            3. 10.3.1.2.2.3 Emulation Control
          3. 10.3.1.2.3 PDMA Events and Flow Control
            1. 10.3.1.2.3.1 Channel Types
              1. 10.3.1.2.3.1.1 X-Y FIFO Mode
              2. 10.3.1.2.3.1.2 MCAN Mode
              3. 10.3.1.2.3.1.3 AASRC Mode
            2. 10.3.1.2.3.2 Channel Triggering
            3. 10.3.1.2.3.3 Completion Events
          4. 10.3.1.2.4 PDMA Transmit Operation
            1. 10.3.1.2.4.1 Destination (Tx) Channel Allocation
            2. 10.3.1.2.4.2 Destination (Tx) Channel Out-of-Band Signals
            3. 10.3.1.2.4.3 Destination Channel Initialization
              1. 10.3.1.2.4.3.1 PSI-L Destination Thread Pairing
              2. 10.3.1.2.4.3.2 Static Transfer Request Setup
              3. 10.3.1.2.4.3.3 PSI-L Destination Thread Enables
            4. 10.3.1.2.4.4 Data Transfer
              1. 10.3.1.2.4.4.1 X-Y FIFO Mode Channel
                1. 10.3.1.2.4.4.1.1 X-Y FIFO Burst Mode
              2. 10.3.1.2.4.4.2 MCAN Mode Channel
                1. 10.3.1.2.4.4.2.1 MCAN Burst Mode
              3. 10.3.1.2.4.4.3 AASRC Mode Channel
            5. 10.3.1.2.4.5 Tx Pause
            6. 10.3.1.2.4.6 Tx Teardown
            7. 10.3.1.2.4.7 Tx Channel Reset
            8. 10.3.1.2.4.8 Tx Debug/State Registers
          5. 10.3.1.2.5 PDMA Receive Operation
            1. 10.3.1.2.5.1 Source (Rx) Channel Allocation
            2. 10.3.1.2.5.2 Source Channel Initialization
              1. 10.3.1.2.5.2.1 PSI-L Source Thread Pairing
              2. 10.3.1.2.5.2.2 Static Transfer Request Setup
              3. 10.3.1.2.5.2.3 PSI-L Source Thread Enables
            3. 10.3.1.2.5.3 Data Transfer
              1. 10.3.1.2.5.3.1 X-Y FIFO Mode Channel
              2. 10.3.1.2.5.3.2 MCAN Mode Channel
                1. 10.3.1.2.5.3.2.1 MCAN Burst Mode
              3. 10.3.1.2.5.3.3 AASRC Mode Channel
            4. 10.3.1.2.5.4 Rx Pause
            5. 10.3.1.2.5.5 Rx Teardown
            6. 10.3.1.2.5.6 Rx Channel Reset
            7. 10.3.1.2.5.7 Rx Debug/State Register
          6. 10.3.1.2.6 PDMA ECC Support
      2. 10.3.2 PDMA Sources
        1. 10.3.2.1 MCU Domain PDMA Event Maps
          1. 10.3.2.1.1 MCU_PDMA_MISC_G0 Event Map
          2. 10.3.2.1.2 MCU_PDMA_MISC_G1 Event Map
          3. 10.3.2.1.3 MCU_PDMA_MISC_G2 Event Map
          4. 10.3.2.1.4 MCU_PDMA_ADC Event Map
        2. 10.3.2.2 MAIN Domain PDMA Event Maps
          1. 10.3.2.2.1 PDMA_MCAN Event Map
          2. 10.3.2.2.2 PDMA_MCASP_G0 Event Map
          3. 10.3.2.2.3 PDMA_SPI_G0 Event Map
          4. 10.3.2.2.4 PDMA_SPI_G1 Event Map
          5. 10.3.2.2.5 PDMA_USART_G0 Event Map
          6. 10.3.2.2.6 PDMA_USART_G1 Event Map
          7. 10.3.2.2.7 PDMA_USART_G2 Event Map
    4. 10.4 Data Routing Unit (DRU)
      1. 10.4.1 DRU Overview
      2. 10.4.2 DRU Integration
      3. 10.4.3 DRU Functional Description
        1. 10.4.3.1 DRU Basic Functionality
          1. 10.4.3.1.1 Queues
          2. 10.4.3.1.2 Channel Configuration
            1. 10.4.3.1.2.1 Non-realtime Channel Configuration
            2. 10.4.3.1.2.2 Realtime Channel Configuration
          3. 10.4.3.1.3 TR Submission
            1. 10.4.3.1.3.1 Direct TR Submission
            2. 10.4.3.1.3.2 PSI-L TR Submission
          4. 10.4.3.1.4 TR Removal from Channel
          5. 10.4.3.1.5 Channel Tear Down
            1. 10.4.3.1.5.1 Tear Down Completion
        2. 10.4.3.2 DRU Virtualization
        3. 10.4.3.3 DRU Compression and Decompression
        4. 10.4.3.4 DRU Output Events
        5. 10.4.3.5 DRU Address Fetch Algorithm, TR and CR Formats
          1. 10.4.3.5.1 Transpose
          2. 10.4.3.5.2 Circular Buffering
        6. 10.4.3.6 DRU Firewalls
        7. 10.4.3.7 DRU Errors
        8. 10.4.3.8 DRU Configurations
  13. 11Time Sync
    1. 11.1 Time Sync Module (CPTS)
      1. 11.1.1 CPTS Overview
        1. 11.1.1.1 CPTS Features
      2. 11.1.2 CPTS Functional Description
        1. 11.1.2.1  CPTS Architecture
        2. 11.1.2.2  CPTS Initialization
        3. 11.1.2.3  32-bit Time Stamp Value
        4. 11.1.2.4  64-bit Time Stamp Value
          1. 11.1.2.4.1 64-Bit Timestamp Nudge
          2. 11.1.2.4.2 64-bit Timestamp PPM
        5. 11.1.2.5  Event FIFO
        6. 11.1.2.6  Timestamp Compare Output
          1. 11.1.2.6.1 Non-Toggle Mode
          2. 11.1.2.6.2 Toggle Mode
        7. 11.1.2.7  Timestamp Sync Output
        8. 11.1.2.8  Timestamp GENF Output
          1. 11.1.2.8.1 GENFn Nudge
          2. 11.1.2.8.2 GENFn PPM
        9. 11.1.2.9  Time Sync Events
          1. 11.1.2.9.1 Time Stamp Push Event
          2. 11.1.2.9.2 Time Stamp Counter Rollover Event (32-bit mode only)
          3. 11.1.2.9.3 Time Stamp Counter Half-rollover Event (32-bit mode only)
          4. 11.1.2.9.4 Hardware Time Stamp Push Event
        10. 11.1.2.10 Timestamp Compare Event
        11. 11.1.2.11 CPTS Interrupt Handling
    2. 11.2 Timer Manager
      1. 11.2.1 Timer Manager Overview
        1. 11.2.1.1 Timer Manager Features
      2. 11.2.2 Timer Manager Functional Description
        1. 11.2.2.1 Timer Manager Function Overview
        2. 11.2.2.2 Timer Counter
          1. 11.2.2.2.1 Timer Counter Rollover
        3. 11.2.2.3 Timer Control Module (FSM)
        4. 11.2.2.4 Timer Reprogramming
        5. 11.2.2.5 Event FIFO
        6. 11.2.2.6 Output Event Lookup (OES RAM)
      3. 11.2.3 Timer Manager Programming Guide
        1. 11.2.3.1 Timer Manager Low-level Programming Models
          1. 11.2.3.1.1 Initialization Sequence
          2. 11.2.3.1.2 Real-time Operating Requirements
            1. 11.2.3.1.2.1 Timer Touch
            2. 11.2.3.1.2.2 Timer Disable
            3. 11.2.3.1.2.3 Timer Enable
          3. 11.2.3.1.3 Power Up/Power Down Sequence
    3. 11.3 Time Sync and Compare Events
      1. 11.3.1 Time Sync Architecture
        1. 11.3.1.1 Time Sync Architecture Overview
      2. 11.3.2 Time Sync Routers
        1. 11.3.2.1 Time Sync Routers Overview
      3. 11.3.3 Time Sync Event Sources
  14. 12Peripherals
    1. 12.1  General Connectivity Peripherals
      1. 12.1.1 Analog-to-Digital Converter (ADC)
        1. 12.1.1.1 ADC Overview
          1. 12.1.1.1.1 ADC Features
          2. 12.1.1.1.2 ADC Ports
        2. 12.1.1.2 ADC Environment
        3. 12.1.1.3 ADC Functional Description
          1. 12.1.1.3.1 ADC FSM Sequencer Functional Description
            1. 12.1.1.3.1.1 Step Enable
            2. 12.1.1.3.1.2 Step Configuration
              1. 12.1.1.3.1.2.1 One-Shot (Single) or Continuous Mode
              2. 12.1.1.3.1.2.2 Software- or Hardware-Enabled Steps
              3. 12.1.1.3.1.2.3 Averaging of Samples
              4. 12.1.1.3.1.2.4 Analog Multiplexer Input Select
              5. 12.1.1.3.1.2.5 Differential Control
              6. 12.1.1.3.1.2.6 FIFO Select
              7. 12.1.1.3.1.2.7 Range Check Interrupt Enable
            3. 12.1.1.3.1.3 Open Delay and Sample Delay
              1. 12.1.1.3.1.3.1 Open Delay
              2. 12.1.1.3.1.3.2 Sample Delay
            4. 12.1.1.3.1.4 Interrupts
            5. 12.1.1.3.1.5 Power Management
            6. 12.1.1.3.1.6 DMA Requests
          2. 12.1.1.3.2 ADC AFE Functional Description
            1. 12.1.1.3.2.1 AFE Functional Block Diagram
          3. 12.1.1.3.3 ADC FIFOs and DMA
            1. 12.1.1.3.3.1 FIFOs
            2. 12.1.1.3.3.2 DMA
          4. 12.1.1.3.4 ADC Error Correcting Code (ECC)
            1. 12.1.1.3.4.1 Testing ECC Error Injection
          5. 12.1.1.3.5 ADC Functional Debug Mode
        4. 12.1.1.4 ADC Programming Guide
          1. 12.1.1.4.1 ADC Low-Level Programming Models
            1. 12.1.1.4.1.1 During Operation
      2. 12.1.2 General-Purpose Interface (GPIO)
        1. 12.1.2.1 GPIO Overview
          1. 12.1.2.1.1 GPIO Features
          2. 12.1.2.1.2 GPIO Ports
        2. 12.1.2.2 GPIO Environment
        3. 12.1.2.3 GPIO Functional Description
          1. 12.1.2.3.1 GPIO Block Diagram
          2. 12.1.2.3.2 GPIO Function
          3. 12.1.2.3.3 GPIO Interrupt and Event Generation
            1. 12.1.2.3.3.1 Interrupt Enable (per Bank)
            2. 12.1.2.3.3.2 Trigger Configuration (per Bit)
            3. 12.1.2.3.3.3 Interrupt Status and Clear (per Bit)
          4. 12.1.2.3.4 GPIO Emulation Halt Operation
        4. 12.1.2.4 GPIO Programming Guide
          1. 12.1.2.4.1 GPIO Low-Level Programming Models
            1. 12.1.2.4.1.1 GPIO Operational Modes Configuration
              1. 12.1.2.4.1.1.1 GPIO Read Input Register
              2. 12.1.2.4.1.1.2 GPIO Set Bit Function
              3. 12.1.2.4.1.1.3 GPIO Clear Bit Function
      3. 12.1.3 Inter-Integrated Circuit (I2C) Interface
        1. 12.1.3.1 I2C Overview
          1. 12.1.3.1.1 I2C Features
          2. 12.1.3.1.2 I2C Ports
        2. 12.1.3.2 I2C Environment
        3. 12.1.3.3 I2C Functional Description
          1. 12.1.3.3.1 I2C Block Diagram
          2. 12.1.3.3.2 I2C Clocks
            1. 12.1.3.3.2.1 I2C Clocking
            2. 12.1.3.3.2.2 I2C Automatic Blocking of the I2C Clock Feature
          3. 12.1.3.3.3 I2C Software Reset
          4. 12.1.3.3.4 I2C Power Management
          5. 12.1.3.3.5 I2C Interrupt Requests
          6. 12.1.3.3.6 I2C Programmable Multitarget Channel Feature
          7. 12.1.3.3.7 I2C FIFO Management
            1. 12.1.3.3.7.1 I2C FIFO Interrupt Mode
            2. 12.1.3.3.7.2 I2C FIFO Polling Mode
            3. 12.1.3.3.7.3 I2C Draining Feature
          8. 12.1.3.3.8 I2C Noise Filter
          9. 12.1.3.3.9 I2C System Test Mode
        4. 12.1.3.4 I2C Programming Guide
          1. 12.1.3.4.1 I2C Low-Level Programming Models
            1. 12.1.3.4.1.1 I2C Programming Model
              1. 12.1.3.4.1.1.1 Main Program
                1. 12.1.3.4.1.1.1.1 Configure the Module Before Enabling the I2C Controller
                2. 12.1.3.4.1.1.1.2 Initialize the I2C Controller
                3. 12.1.3.4.1.1.1.3 Configure Target Address and the Data Control Register
                4. 12.1.3.4.1.1.1.4 Initiate a Transfer
                5. 12.1.3.4.1.1.1.5 Receive Data
                6. 12.1.3.4.1.1.1.6 Transmit Data
              2. 12.1.3.4.1.1.2 Interrupt Subroutine Sequence
              3. 12.1.3.4.1.1.3 Programming Flow-Diagrams
      4. 12.1.4 Improved Inter-Integrated Circuit (I3C) Interface
        1. 12.1.4.1 I3C Overview
          1. 12.1.4.1.1 I3C Features
          2. 12.1.4.1.2 I3C Ports
        2. 12.1.4.2 I3C Environment
        3. 12.1.4.3 I3C Functional Description
          1. 12.1.4.3.1  I3C Block Diagram
          2. 12.1.4.3.2  I3C Clock Configuration
            1. 12.1.4.3.2.1 Setting Base Frequencies
            2. 12.1.4.3.2.2 Asymmetric Push-Pull SCL Timing
            3. 12.1.4.3.2.3 Open-Drain SCL Timing
            4. 12.1.4.3.2.4 Changing Programmed Frequencies
          3. 12.1.4.3.3  I3C Interrupt Requests
          4. 12.1.4.3.4  I3C Power Configuration
          5. 12.1.4.3.5  I3C Dynamic Address Management
          6. 12.1.4.3.6  I3C Retaining Registers Space
          7. 12.1.4.3.7  I3C Dynamic Address Assignment Procedure
          8. 12.1.4.3.8  I3C Sending CCC Messages
          9. 12.1.4.3.9  I3C In-Band Interrupt
            1. 12.1.4.3.9.1 Regular I3C Slave In-Band Interrupt
            2. 12.1.4.3.9.2 Current Master Takeover In-Band Interrupt
          10. 12.1.4.3.10 I3C Hot-Join Request
          11. 12.1.4.3.11 I3C Immediate Commands
          12. 12.1.4.3.12 I3C Host Commands
          13. 12.1.4.3.13 I3C Sending Private Data in SDR Messages
            1. 12.1.4.3.13.1 SDR Private Write Message
            2. 12.1.4.3.13.2 SDR Private Read Message
            3. 12.1.4.3.13.3 SDR Payload Length Adjustment
        4. 12.1.4.4 I3C Programming Guide
          1. 12.1.4.4.1 I3C Power-On Programming Model
          2. 12.1.4.4.2 I3C Static Devices Programming
          3. 12.1.4.4.3 I3C DAA Procedure Initiation
          4. 12.1.4.4.4 I3C SDR Write Message Programming Model
          5. 12.1.4.4.5 I3C SDR Read Message Programming Model
          6. 12.1.4.4.6 I3C DDR Write Message Programming Model
          7. 12.1.4.4.7 I3C DDR Read Message Programming Model
      5. 12.1.5 Multichannel Serial Peripheral Interface (MCSPI)
        1. 12.1.5.1 MCSPI Overview
          1. 12.1.5.1.1 SPI Features
          2. 12.1.5.1.2 MCSPI Ports
        2. 12.1.5.2 MCSPI Environment
        3. 12.1.5.3 MCSPI Functional Description
          1. 12.1.5.3.1 SPI Block Diagram
          2. 12.1.5.3.2 MCSPI Reset
          3. 12.1.5.3.3 MCSPI Controller Mode
            1. 12.1.5.3.3.1 Controller Mode Features
            2. 12.1.5.3.3.2 Controller Transmit-and-Receive Mode (Full Duplex)
            3. 12.1.5.3.3.3 Controller Transmit-Only Mode (Half Duplex)
            4. 12.1.5.3.3.4 Controller Receive-Only Mode (Half Duplex)
            5. 12.1.5.3.3.5 Single-Channel Controller Mode
              1. 12.1.5.3.3.5.1 Programming Tips When Switching to Another Channel
              2. 12.1.5.3.3.5.2 Force SPIEN[i] Mode
              3. 12.1.5.3.3.5.3 Turbo Mode
            6. 12.1.5.3.3.6 Start-Bit Mode
            7. 12.1.5.3.3.7 Chip-Select Timing Control
            8. 12.1.5.3.3.8 Programmable MCSPI Clock (SPICLK)
              1. 12.1.5.3.3.8.1 Clock Ratio Granularity
          4. 12.1.5.3.4 MCSPI Peripheral Mode
            1. 12.1.5.3.4.1 Dedicated Resources
            2. 12.1.5.3.4.2 Peripheral Transmit-and-Receive Mode
            3. 12.1.5.3.4.3 Peripheral Transmit-Only Mode
            4. 12.1.5.3.4.4 Peripheral Receive-Only Mode
          5. 12.1.5.3.5 MCSPI 3-Pin or 4-Pin Mode
          6. 12.1.5.3.6 MCSPI FIFO Buffer Management
            1. 12.1.5.3.6.1 Buffer Almost Full
            2. 12.1.5.3.6.2 Buffer Almost Empty
            3. 12.1.5.3.6.3 End of Transfer Management
            4. 12.1.5.3.6.4 Multiple MCSPI Word Access
            5. 12.1.5.3.6.5 First MCSPI Word Delay
          7. 12.1.5.3.7 MCSPI Interrupts
            1. 12.1.5.3.7.1 Interrupt Events in Controller Mode
              1. 12.1.5.3.7.1.1 TXx_EMPTY
              2. 12.1.5.3.7.1.2 TXx_UNDERFLOW
              3. 12.1.5.3.7.1.3 RXx_ FULL
              4. 12.1.5.3.7.1.4 End Of Word Count
            2. 12.1.5.3.7.2 Interrupt Events in Peripheral Mode
              1. 12.1.5.3.7.2.1 TXx_EMPTY
              2. 12.1.5.3.7.2.2 TXx_UNDERFLOW
              3. 12.1.5.3.7.2.3 RXx_FULL
              4. 12.1.5.3.7.2.4 RX0_OVERFLOW
              5. 12.1.5.3.7.2.5 End Of Word Count
            3. 12.1.5.3.7.3 Interrupt-Driven Operation
            4. 12.1.5.3.7.4 Polling
          8. 12.1.5.3.8 MCSPI DMA Requests
          9. 12.1.5.3.9 MCSPI Power Saving Management
            1. 12.1.5.3.9.1 Normal Mode
            2. 12.1.5.3.9.2 Idle Mode
              1. 12.1.5.3.9.2.1 Force-Idle Mode
        4. 12.1.5.4 MCSPI Programming Guide
          1. 12.1.5.4.1 MCSPI Operational Mode Configuration
            1. 12.1.5.4.1.1 MCSPI Operational Modes
              1. 12.1.5.4.1.1.1 Common Transfer Sequence
              2. 12.1.5.4.1.1.2 End of Transfer Sequences
              3. 12.1.5.4.1.1.3 Transmit-and-Receive (Controller and Peripheral)
              4. 12.1.5.4.1.1.4 Transmit-Only (Controller and Peripheral)
                1. 12.1.5.4.1.1.4.1 Based on Interrupt Requests
                2. 12.1.5.4.1.1.4.2 Based on DMA Write Requests
              5. 12.1.5.4.1.1.5 Controller Normal Receive-Only
                1. 12.1.5.4.1.1.5.1 Based on Interrupt Requests
                2. 12.1.5.4.1.1.5.2 Based on DMA Read Requests
              6. 12.1.5.4.1.1.6 Controller Turbo Receive-Only
                1. 12.1.5.4.1.1.6.1 Based on Interrupt Requests
                2. 12.1.5.4.1.1.6.2 Based on DMA Read Requests
              7. 12.1.5.4.1.1.7 Peripheral Receive-Only
              8. 12.1.5.4.1.1.8 Transfer Procedures With FIFO
                1. 12.1.5.4.1.1.8.1 Common Transfer Sequence in FIFO Mode
                2. 12.1.5.4.1.1.8.2 End of Transfer Sequences in FIFO Mode
                3. 12.1.5.4.1.1.8.3 Transmit-and-Receive With Word Count
                4. 12.1.5.4.1.1.8.4 Transmit-and-Receive Without Word Count
                5. 12.1.5.4.1.1.8.5 Transmit-Only
                6. 12.1.5.4.1.1.8.6 Receive-Only With Word Count
                7. 12.1.5.4.1.1.8.7 Receive-Only Without Word Count
              9. 12.1.5.4.1.1.9 Common Transfer Procedures Without FIFO – Polling Method
                1. 12.1.5.4.1.1.9.1 Receive-Only Procedure – Polling Method
                2. 12.1.5.4.1.1.9.2 Receive-Only Procedure – Interrupt Method
                3. 12.1.5.4.1.1.9.3 Transmit-Only Procedure – Polling Method
                4. 12.1.5.4.1.1.9.4 Transmit-and-Receive Procedure – Polling Method
      6. 12.1.6 Universal Asynchronous Receiver/Transmitter (UART)
        1. 12.1.6.1 UART Overview
          1. 12.1.6.1.1 UART Features
          2. 12.1.6.1.2 IrDA Features
          3. 12.1.6.1.3 CIR Features
          4. 12.1.6.1.4 UART Ports
        2. 12.1.6.2 UART Environment
        3. 12.1.6.3 UART Functional Description
          1. 12.1.6.3.1 UART Block Diagram
          2. 12.1.6.3.2 UART Clock Configuration
          3. 12.1.6.3.3 UART Software Reset
            1. 12.1.6.3.3.1 Independent TX/RX
          4. 12.1.6.3.4 UART Power Management
            1. 12.1.6.3.4.1 UART Mode Power Management
              1. 12.1.6.3.4.1.1 Module Power Saving
              2. 12.1.6.3.4.1.2 System Power Saving
            2. 12.1.6.3.4.2 IrDA Mode Power Management
              1. 12.1.6.3.4.2.1 Module Power Saving
              2. 12.1.6.3.4.2.2 System Power Saving
            3. 12.1.6.3.4.3 CIR Mode Power Management
              1. 12.1.6.3.4.3.1 Module Power Saving
              2. 12.1.6.3.4.3.2 System Power Saving
            4. 12.1.6.3.4.4 Local Power Management
          5. 12.1.6.3.5 UART Interrupt Requests
            1. 12.1.6.3.5.1 UART Mode Interrupt Management
              1. 12.1.6.3.5.1.1 UART Interrupts
              2. 12.1.6.3.5.1.2 Wake-Up Interrupt
            2. 12.1.6.3.5.2 IrDA Mode Interrupt Management
              1. 12.1.6.3.5.2.1 IrDA Interrupts
              2. 12.1.6.3.5.2.2 Wake-Up Interrupts
            3. 12.1.6.3.5.3 CIR Mode Interrupt Management
              1. 12.1.6.3.5.3.1 CIR Interrupts
              2. 12.1.6.3.5.3.2 Wake-Up Interrupts
          6. 12.1.6.3.6 UART FIFO Management
            1. 12.1.6.3.6.1 FIFO Trigger
              1. 12.1.6.3.6.1.1 Transmit FIFO Trigger
              2. 12.1.6.3.6.1.2 Receive FIFO Trigger
            2. 12.1.6.3.6.2 FIFO Interrupt Mode
            3. 12.1.6.3.6.3 FIFO Polled Mode Operation
            4. 12.1.6.3.6.4 FIFO DMA Mode Operation
              1. 12.1.6.3.6.4.1 DMA sequence to disable TX DMA
              2. 12.1.6.3.6.4.2 DMA Transfers (DMA Mode 1, 2, or 3)
              3. 12.1.6.3.6.4.3 DMA Transmission
              4. 12.1.6.3.6.4.4 DMA Reception
          7. 12.1.6.3.7 UART Mode Selection
            1. 12.1.6.3.7.1 Register Access Modes
              1. 12.1.6.3.7.1.1 Operational Mode and Configuration Modes
              2. 12.1.6.3.7.1.2 Register Access Submode
              3. 12.1.6.3.7.1.3 Registers Available for the Register Access Modes
            2. 12.1.6.3.7.2 UART/RS-485/IrDA (SIR, MIR, FIR)/CIR Mode Selection
              1. 12.1.6.3.7.2.1 Registers Available for the UART Function
              2. 12.1.6.3.7.2.2 Registers Available for the IrDA Function
              3. 12.1.6.3.7.2.3 Registers Available for the CIR Function
          8. 12.1.6.3.8 UART Protocol Formatting
            1. 12.1.6.3.8.1 UART Mode
              1. 12.1.6.3.8.1.1 UART Clock Generation: Baud Rate Generation
              2. 12.1.6.3.8.1.2 Choosing the Appropriate Divisor Value
              3. 12.1.6.3.8.1.3 UART Data Formatting
                1. 12.1.6.3.8.1.3.1 Frame Formatting
                2. 12.1.6.3.8.1.3.2 Hardware Flow Control
                3. 12.1.6.3.8.1.3.3 Software Flow Control
                  1. 1.6.3.8.1.3.3.1 Receive (RX)
                  2. 1.6.3.8.1.3.3.2 Transmit (TX)
                4. 12.1.6.3.8.1.3.4 Autobauding Modes
                5. 12.1.6.3.8.1.3.5 Error Detection
                6. 12.1.6.3.8.1.3.6 Overrun During Receive
                7. 12.1.6.3.8.1.3.7 Time-Out and Break Conditions
                  1. 1.6.3.8.1.3.7.1 Time-Out Counter
                  2. 1.6.3.8.1.3.7.2 Break Condition
            2. 12.1.6.3.8.2 RS-485 Mode
              1. 12.1.6.3.8.2.1 RS-485 External Transceiver Direction Control
            3. 12.1.6.3.8.3 IrDA Mode
              1. 12.1.6.3.8.3.1 IrDA Clock Generation: Baud Generator
              2. 12.1.6.3.8.3.2 Choosing the Appropriate Divisor Value
              3. 12.1.6.3.8.3.3 IrDA Data Formatting
                1. 12.1.6.3.8.3.3.1  IR RX Polarity Control
                2. 12.1.6.3.8.3.3.2  IrDA Reception Control
                3. 12.1.6.3.8.3.3.3  IR Address Checking
                4. 12.1.6.3.8.3.3.4  Frame Closing
                5. 12.1.6.3.8.3.3.5  Store and Controlled Transmission
                6. 12.1.6.3.8.3.3.6  Error Detection
                7. 12.1.6.3.8.3.3.7  Underrun During Transmission
                8. 12.1.6.3.8.3.3.8  Overrun During Receive
                9. 12.1.6.3.8.3.3.9  Status FIFO
                10. 12.1.6.3.8.3.3.10 Multi-drop Parity Mode with Address Match
                11. 12.1.6.3.8.3.3.11 Time-guard
              4. 12.1.6.3.8.3.4 SIR Mode Data Formatting
                1. 12.1.6.3.8.3.4.1 Abort Sequence
                2. 12.1.6.3.8.3.4.2 Pulse Shaping
                3. 12.1.6.3.8.3.4.3 SIR Free Format Programming
              5. 12.1.6.3.8.3.5 MIR and FIR Mode Data Formatting
            4. 12.1.6.3.8.4 CIR Mode
              1. 12.1.6.3.8.4.1 CIR Mode Clock Generation
              2. 12.1.6.3.8.4.2 CIR Data Formatting
                1. 12.1.6.3.8.4.2.1 IR RX Polarity Control
                2. 12.1.6.3.8.4.2.2 CIR Transmission
                3. 12.1.6.3.8.4.2.3 CIR Reception
        4. 12.1.6.4 UART Programming Guide
          1. 12.1.6.4.1 UART Mode selection
          2. 12.1.6.4.2 UART Submode selection
          3. 12.1.6.4.3 UART Load FIFO trigger and DMA mode settings
            1. 12.1.6.4.3.1 DMA mode Settings
            2. 12.1.6.4.3.2 FIFO Trigger Settings
          4. 12.1.6.4.4 UART Protocol, Baud rate and interrupt settings
            1. 12.1.6.4.4.1 Baud rate settings
            2. 12.1.6.4.4.2 Interrupt settings
            3. 12.1.6.4.4.3 Protocol settings
            4. 12.1.6.4.4.4 UART/RS-485/IrDA(SIR/MIR/FIR)/CIR
            5. 12.1.6.4.4.5 UART Multi-drop Parity Address Match Mode Configuration
          5. 12.1.6.4.5 UART Hardware and Software Flow Control Configuration
            1. 12.1.6.4.5.1 Hardware Flow Control Configuration
            2. 12.1.6.4.5.2 Software Flow Control Configuration
          6. 12.1.6.4.6 IrDA Programming Model
            1. 12.1.6.4.6.1 SIR mode
              1. 12.1.6.4.6.1.1 Receive
              2. 12.1.6.4.6.1.2 Transmit
            2. 12.1.6.4.6.2 MIR mode
              1. 12.1.6.4.6.2.1 Receive
              2. 12.1.6.4.6.2.2 Transmit
            3. 12.1.6.4.6.3 FIR mode
              1. 12.1.6.4.6.3.1 Receive
              2. 12.1.6.4.6.3.2 Transmit
    2. 12.2  High-speed Serial Interfaces
      1. 12.2.1 Gigabit Ethernet MAC (CPSW)
        1. 12.2.1.1 MCU_CPSW0 Overview
          1. 12.2.1.1.1 CPSW Features
          2. 12.2.1.1.2 Terminology
          3. 12.2.1.1.3 MCU_CPSW0 Ports
        2. 12.2.1.2 CPSW Functional Description
          1. 12.2.1.2.1 Functional Block Diagram
          2. 12.2.1.2.2 CPSW Ports
            1. 12.2.1.2.2.1 Interface Mode Selection
          3. 12.2.1.2.3 Clocking
            1. 12.2.1.2.3.1 Subsystem Clocking
            2. 12.2.1.2.3.2 Interface Clocking
              1. 12.2.1.2.3.2.1 RGMII Interface Clocking
              2. 12.2.1.2.3.2.2 RMII Interface Clocking
              3. 12.2.1.2.3.2.3 MDIO Clocking
          4. 12.2.1.2.4 Software IDLE
          5. 12.2.1.2.5 Interrupt Functionality
            1. 12.2.1.2.5.1 EVNT_PEND Interrupt
            2. 12.2.1.2.5.2 Statistics Interrupt (STAT_PEND0)
            3. 12.2.1.2.5.3 ECC DED Level Interrupt (ECC_DED_INT)
            4. 12.2.1.2.5.4 ECC SEC Level Interrupt (ECC_SEC_INT)
            5. 12.2.1.2.5.5 MDIO Interrupts
          6. 12.2.1.2.6 CPSW_2G
            1. 12.2.1.2.6.1  Address Lookup Engine (ALE)
              1. 12.2.1.2.6.1.1  Error Handling
              2. 12.2.1.2.6.1.2  Bypass Operations
              3. 12.2.1.2.6.1.3  OUI Deny or Accept
              4. 12.2.1.2.6.1.4  Statistics Counting
              5. 12.2.1.2.6.1.5  Automotive Security Features
              6. 12.2.1.2.6.1.6  CPSW Switching Solutions
                1. 12.2.1.2.6.1.6.1 Basics of 2-port Switch Type
              7. 12.2.1.2.6.1.7  VLAN Routing and OAM Operations
                1. 12.2.1.2.6.1.7.1 InterVLAN Routing
                2. 12.2.1.2.6.1.7.2 OAM Operations
              8. 12.2.1.2.6.1.8  Supervisory packets
              9. 12.2.1.2.6.1.9  Address Table Entry
                1. 12.2.1.2.6.1.9.1 Free Table Entry
                2. 12.2.1.2.6.1.9.2 Multicast Address Table Entry
                3. 12.2.1.2.6.1.9.3 VLAN/Multicast Address Table Entry
                4. 12.2.1.2.6.1.9.4 Unicast Address Table Entry
                5. 12.2.1.2.6.1.9.5 OUI Unicast Address Table Entry
                6. 12.2.1.2.6.1.9.6 VLAN/Unicast Address Table Entry
                7. 12.2.1.2.6.1.9.7 VLAN Table Entry
              10. 12.2.1.2.6.1.10 ALE Policing and Classification
                1. 12.2.1.2.6.1.10.1 ALE Classification
                  1. 2.1.2.6.1.10.1.1 Classifier to CPPI Transmit Flow ID Mapping
              11. 12.2.1.2.6.1.11 DSCP
              12. 12.2.1.2.6.1.12 Packet Forwarding Processes
                1. 12.2.1.2.6.1.12.1 Ingress Filtering Process
                2. 12.2.1.2.6.1.12.2 VLAN_Aware Lookup Process
                3. 12.2.1.2.6.1.12.3 Egress Process
                4. 12.2.1.2.6.1.12.4 Learning/Updating/Touching Processes
                  1. 2.1.2.6.1.12.4.1 Learning Process
                  2. 2.1.2.6.1.12.4.2 Updating Process
                  3. 2.1.2.6.1.12.4.3 Touching Process
              13. 12.2.1.2.6.1.13 VLAN Aware Mode
              14. 12.2.1.2.6.1.14 VLAN Unaware Mode
            2. 12.2.1.2.6.2  Packet Priority Handling
              1. 12.2.1.2.6.2.1 Priority Mapping and Transmit VLAN Priority
            3. 12.2.1.2.6.3  CPPI Port Ingress
            4. 12.2.1.2.6.4  Packet CRC Handling
              1. 12.2.1.2.6.4.1 Transmit VLAN Processing
                1. 12.2.1.2.6.4.1.1 Untagged Packets (No VLAN or Priority Tag Header)
                2. 12.2.1.2.6.4.1.2 Priority Tagged Packets (VLAN VID == 0 && EN_VID0_MODE ==0h)
                3. 12.2.1.2.6.4.1.3 VLAN Tagged Packets (VLAN VID != 0 || (EN_VID0_MODE ==1h && VLAN VID ==0))
              2. 12.2.1.2.6.4.2 Ethernet Port Ingress Packet CRC
              3. 12.2.1.2.6.4.3 Ethernet Port Egress Packet CRC
              4. 12.2.1.2.6.4.4 CPPI Port Ingress Packet CRC
              5. 12.2.1.2.6.4.5 CPPI Port Egress Packet CRC
            5. 12.2.1.2.6.5  FIFO Memory Control
            6. 12.2.1.2.6.6  FIFO Transmit Queue Control
              1. 12.2.1.2.6.6.1 CPPI Port Receive Rate Limiting
              2. 12.2.1.2.6.6.2 Ethernet Port Transmit Rate Limiting
            7. 12.2.1.2.6.7  Intersperced Express Traffic (IET – P802.3br/D2.0)
              1. 12.2.1.2.6.7.1 IET Configuration
            8. 12.2.1.2.6.8  Enhanced Scheduled Traffic (EST – P802.1Qbv/D2.2)
              1. 12.2.1.2.6.8.1 Enhanced Scheduled Traffic Overview
              2. 12.2.1.2.6.8.2 Enhanced Scheduled Traffic Fetch RAM
              3. 12.2.1.2.6.8.3 Enhanced Scheduled Traffic Time Interval
              4. 12.2.1.2.6.8.4 Enhanced Scheduled Traffic Fetch Values
              5. 12.2.1.2.6.8.5 Enhanced Scheduled Traffic Packet Fill
              6. 12.2.1.2.6.8.6 Enhanced Scheduled Traffic Time Stamp
              7. 12.2.1.2.6.8.7 Enhanced Scheduled Traffic Packets Per Priority
            9. 12.2.1.2.6.9  Audio Video Bridging
              1. 12.2.1.2.6.9.1 IEEE 802.1AS: Timing and Synchronization for Time-Sensitive Applications in Bridged Local Area Networks (Precision Time Protocol (PTP))
                1. 12.2.1.2.6.9.1.1 IEEE 1722: "Layer 2 Transport Protocol for Time-Sensitive Streams"
                  1. 2.1.2.6.9.1.1.1 Cross-timestamping and Presentation Timestamps
                2. 12.2.1.2.6.9.1.2 IEEE 1733: Extends RTCP for RTP Streaming over AVB-supported Networks
              2. 12.2.1.2.6.9.2 IEEE 802.1Qav: "Virtual Bridged Local Area Networks: Forwarding and Queuing for Time-Sensitive Streams"
                1. 12.2.1.2.6.9.2.1 Configuring the Device for 802.1Qav Operation
            10. 12.2.1.2.6.10 Ethernet MAC Sliver
              1. 12.2.1.2.6.10.1  CRC Insertion
              2. 12.2.1.2.6.10.2  MTXER
              3. 12.2.1.2.6.10.3  Adaptive Performance Optimization (APO)
              4. 12.2.1.2.6.10.4  Inter-Packet-Gap Enforcement
              5. 12.2.1.2.6.10.5  Back Off
              6. 12.2.1.2.6.10.6  Programmable Transmit Inter-Packet Gap
              7. 12.2.1.2.6.10.7  Speed, Duplex and Pause Frame Support Negotiation
              8. 12.2.1.2.6.10.8  RMII Interface
                1. 12.2.1.2.6.10.8.1 Features
                2. 12.2.1.2.6.10.8.2 RMII Receive (RX)
                3. 12.2.1.2.6.10.8.3 RMII Transmit (TX)
              9. 12.2.1.2.6.10.9  RGMII Interface
                1. 12.2.1.2.6.10.9.1 Features
                2. 12.2.1.2.6.10.9.2 RGMII Receive (RX)
                3. 12.2.1.2.6.10.9.3 In-Band Mode of Operation
                4. 12.2.1.2.6.10.9.4 Forced Mode of Operation
                5. 12.2.1.2.6.10.9.5 RGMII Transmit (TX)
              10. 12.2.1.2.6.10.10 Frame Classification
              11. 12.2.1.2.6.10.11 Receive FIFO Architecture
            11. 12.2.1.2.6.11 Embedded Memories
            12. 12.2.1.2.6.12 Memory Error Detection and Correction
              1. 12.2.1.2.6.12.1 Packet Header ECC
              2. 12.2.1.2.6.12.2 Packet Protect CRC
              3. 12.2.1.2.6.12.3 Aggregator RAM Control
            13. 12.2.1.2.6.13 Ethernet Port Flow Control
              1. 12.2.1.2.6.13.1 Ethernet Receive Flow Control
                1. 12.2.1.2.6.13.1.1 Collision Based Receive Buffer Flow Control
                2. 12.2.1.2.6.13.1.2 IEEE 802.3X Based Receive Flow Control
              2. 12.2.1.2.6.13.2 Flow Control Trigger
              3. 12.2.1.2.6.13.3 Ethernet Transmit Flow Control
            14. 12.2.1.2.6.14 Energy Efficient Ethernet Support (802.3az)
            15. 12.2.1.2.6.15 Ethernet Switch Latency
            16. 12.2.1.2.6.16 MAC Emulation Control
            17. 12.2.1.2.6.17 MAC Command IDLE
            18. 12.2.1.2.6.18 CPSW Network Statistics
              1. 12.2.1.2.6.18.1  Rx-only Statistics Descriptions
                1. 12.2.1.2.6.18.1.1  Good Rx Frames (Offset = 3A000h - Port 0 or Offset = 3A200h - Port 1)
                2. 12.2.1.2.6.18.1.2  Broadcast Rx Frames (Offset = 3A004h - Port 0 or Offset = 3A204h - Port 1)
                3. 12.2.1.2.6.18.1.3  Multicast Rx Frames (Offset = 3A008h - Port 0 or Offset = 3A208h - Port 1)
                4. 12.2.1.2.6.18.1.4  Pause Rx Frames (Offset = 3A20Ch - Port 1)
                5. 12.2.1.2.6.18.1.5  Rx CRC Errors (Offset = 3A010h - Port 0 or Offset = 3A210h - Port 1)
                6. 12.2.1.2.6.18.1.6  Rx Align/Code Errors (Offset = 3A214h - Port 1)
                7. 12.2.1.2.6.18.1.7  Oversize Rx Frames (Offset = 3A018h - Port 0 or Offset = 3A218h - Port 1)
                8. 12.2.1.2.6.18.1.8  Rx Jabbers (Offset = 3A21Ch - Port 1)
                9. 12.2.1.2.6.18.1.9  Undersize (Short) Rx Frames (Offset = 3A020h- Port 0 or Offset = 3A220h - Port 1)
                10. 12.2.1.2.6.18.1.10 Rx Fragments (Offset = 3A024h - Port 0 or Offset = 3A224h - Port 1)
                11. 12.2.1.2.6.18.1.11 RX IPG Error (Offset = 3A25Ch - Port 1)
                12. 12.2.1.2.6.18.1.12 ALE Drop (Offset = 3A028h - Port 0 or Offset = 3A228h - Port 1)
                13. 12.2.1.2.6.18.1.13 ALE Overrun Drop (Offset = 3A02Ch - Port 0 or Offset = 3A22Ch - Port 1)
                14. 12.2.1.2.6.18.1.14 Rx Octets (Offset = 3A030h - Port 0 or Offset = 3A230h - Port 1)
                15. 12.2.1.2.6.18.1.15 Rx Bottom of FIFO Drop (Offset = 3A084h - Port 0 or Offset = 3A284h - Port 1)
                16. 12.2.1.2.6.18.1.16 Portmask Drop (Offset = 3A088h - Port 0 or Offset = 3A288h - Port 1)
                17. 12.2.1.2.6.18.1.17 Rx Top of FIFO Drop (Offset = 3A08Ch - Port 0 or Offset = 3A28Ch - Port 1)
                18. 12.2.1.2.6.18.1.18 ALE Rate Limit Drop (Offset = 3A090h - Port 0 or Offset = 3A290h - Port 1)
                19. 12.2.1.2.6.18.1.19 ALE VLAN Ingress Check Drop (Offset = 3A094h - Port 0 or Offset = 3A294h - Port 1)
                  1. 2.1.2.6.18.1.19.1  ALE DA=SA Drop (Offset = 3A098h - Port 0 or Offset = 3A298h - Port 1)
                  2. 2.1.2.6.18.1.19.2  Block Address Drop (Offset = 3A09Ch - Port 0 or Offset = 3A29Ch - Port 1)
                  3. 2.1.2.6.18.1.19.3  ALE Secure Drop (Offset = 3A0A0h - Port 0 or Offset = 3A2A0h - Port 1)
                  4. 2.1.2.6.18.1.19.4  ALE Authentication Drop (Offset = 3A0A4h - Port 0 or Offset = 3A2A4h - Port 1)
                  5. 2.1.2.6.18.1.19.5  ALE Unknown Unicast (Offset = 3A0A8h - Port 0 or Offset = 3A2A8h - Port 1)
                  6. 2.1.2.6.18.1.19.6  ALE Unknown Unicast Bytecount (Offset = 3A0ACh - Port 0 or Offset = 3A2ACh - Port 1)
                  7. 2.1.2.6.18.1.19.7  ALE Unknown Multicast (Offset = 3A0B0h - Port 0 or Offset = 3A2B0h - Port 1)
                  8. 2.1.2.6.18.1.19.8  ALE Unknown Multicast Bytecount (Offset = 3A0B4h - Port 0 or Offset = 3A2B4h - Port 1)
                  9. 2.1.2.6.18.1.19.9  ALE Unknown Broadcast (Offset = 3A0B8h - Port 0 or Offset = 3A2B8h - Port 1)
                  10. 2.1.2.6.18.1.19.10 ALE Unknown Broadcast Bytecount (Offset = 3A0BCh - Port 0 or Offset = 3A2BCh - Port 1)
                  11. 2.1.2.6.18.1.19.11 ALE Policer/Classifier Match (Offset = 3A0C0h - Port 0 or Offset = 3A2C0h - Port 1)
              2. 12.2.1.2.6.18.2  ALE Policer Match Red (Offset = 3A0C4h - Port 0 or Offset = 3A2C4h - Port 1)
              3. 12.2.1.2.6.18.3  ALE Policer Match Yellow (Offset = 3A0C8h - Port 0 or Offset = 3A2C8h - Port 1)
              4. 12.2.1.2.6.18.4  IET Receive Assembly Error (Offset = 3A140h - Port 0 or Offset = 3A340h - Port 1)
              5. 12.2.1.2.6.18.5  IET Receive Assembly OK (Offset = 3A144h - Port 0 or Offset = 3A344h - Port 1)
              6. 12.2.1.2.6.18.6  IET Receive SMD Error (Offset = 3A148h - Port 0 or Offset = 3A348h - Port 1)
              7. 12.2.1.2.6.18.7  IET Receive Merge Fragment Count (Offset = 3A14Ch - Port 0 or Offset = 3A34Ch - Port 1)
              8. 12.2.1.2.6.18.8  Tx-only Statistics Descriptions
                1. 12.2.1.2.6.18.8.1  Good Tx Frames (Offset = 3A034h - Port 0 or Offset = 3A234h - Port 1)
                2. 12.2.1.2.6.18.8.2  Broadcast Tx Frames (Offset = 3A038h - Port 0 or Offset = 3A238h - Port 1)
                3. 12.2.1.2.6.18.8.3  Multicast Tx Frames (Offset = 3A03Ch - Port 0 or Offset = 3A23Ch - Port 1)
                4. 12.2.1.2.6.18.8.4  Pause Tx Frames (Offset = 3A240h - Port 1)
                5. 12.2.1.2.6.18.8.5  Deferred Tx Frames (Offset = 3A244h - Port 1)
                6. 12.2.1.2.6.18.8.6  Collisions (Offset = 3A248h - Port 1)
                7. 12.2.1.2.6.18.8.7  Single Collision Tx Frames (Offset = 3A24Ch - Port 1)
                8. 12.2.1.2.6.18.8.8  Multiple Collision Tx Frames (Offset = 3A250h - Port 1)
                9. 12.2.1.2.6.18.8.9  Excessive Collisions (Offset = 3A254h - Port 1)
                10. 12.2.1.2.6.18.8.10 Late Collisions (Offset = 3A258h - Port 1)
                11. 12.2.1.2.6.18.8.11 Carrier Sense Errors (Offset = 3A260h - Port 1)
                12. 12.2.1.2.6.18.8.12 Tx Octets (Offset = 3A064h - Port 0 or Offset = 3A264h - Port 1 )
                13. 12.2.1.2.6.18.8.13 Transmit Priority 0-7 (Offset = 3A380h to 3A3A8h - Port 1)
                14. 12.2.1.2.6.18.8.14 Transmit Priority 0-7 Drop (Offset = 3A3C0h to 3A3E8 - Port 1)
                15. 12.2.1.2.6.18.8.15 Tx Memory Protect Errors (Offset = 3A17Ch - Port 0 or Offset = 3A37Ch - Port 1)
                16. 12.2.1.2.6.18.8.16 IET Transmit Merge Hold Count (Offset = 3A350h - Port 1)
                17. 12.2.1.2.6.18.8.17 IET Transmit Merge Fragment Count (Offset = 3A154h - Port 0 or Offset = 3A354h - Port 1)
              9. 12.2.1.2.6.18.9  Rx- and Tx (Shared) Statistics Descriptions
                1. 12.2.1.2.6.18.9.1 Rx + Tx 64 Octet Frames (Offset = 3A068h - Port 0 or Offset = 3A268h - Port 1)
                2. 12.2.1.2.6.18.9.2 Rx + Tx 65–127 Octet Frames (Offset = 3A06Ch - Port 0 or Offset = 3A26Ch - Port 1)
                3. 12.2.1.2.6.18.9.3 Rx + Tx 128–255 Octet Frames (Offset = 3A070h - Port 0 or Offset = 3A270h - Port 1)
                4. 12.2.1.2.6.18.9.4 Rx + Tx 256–511 Octet Frames (Offset = 3A074h - Port 0 or Offset = 3A274h - Port 1)
                5. 12.2.1.2.6.18.9.5 Rx + Tx 512–1023 Octet Frames (Offset = 3A078h - Port 0 or Offset = 3A278h - Port 1)
                6. 12.2.1.2.6.18.9.6 Rx + Tx 1024_Up Octet Frames (Offset = 3A07Ch - Port 0 or Offset = 3A27Ch - Port 1)
                7. 12.2.1.2.6.18.9.7 Net Octets (Offset = 3A080h - Port 0 or Offset = 3A280h - Port 1)
              10. 12.2.1.2.6.18.10 2312
          7. 12.2.1.2.7 Common Platform Time Sync (CPTS)
            1. 12.2.1.2.7.1  MCU_CPSW0 CPTS Integration
            2. 12.2.1.2.7.2  CPTS Architecture
            3. 12.2.1.2.7.3  CPTS Initialization
            4. 12.2.1.2.7.4  32-bit Time Stamp Value
            5. 12.2.1.2.7.5  64-bit Time Stamp Value
            6. 12.2.1.2.7.6  64-Bit Timestamp Nudge
            7. 12.2.1.2.7.7  64-bit Timestamp PPM
            8. 12.2.1.2.7.8  Event FIFO
            9. 12.2.1.2.7.9  Timestamp Compare Output
              1. 12.2.1.2.7.9.1 Non-Toggle Mode: 32-bit
              2. 12.2.1.2.7.9.2 Non-Toggle Mode: 64-bit
              3. 12.2.1.2.7.9.3 Toggle Mode: 32-bit
              4. 12.2.1.2.7.9.4 Toggle Mode: 64-bit
            10. 12.2.1.2.7.10 Timestamp Sync Output
            11. 12.2.1.2.7.11 Timestamp GENFn Output
              1. 12.2.1.2.7.11.1 GENFn Nudge
              2. 12.2.1.2.7.11.2 GENFn PPM
            12. 12.2.1.2.7.12 Timestamp ESTFn
            13. 12.2.1.2.7.13 Time Sync Events
              1. 12.2.1.2.7.13.1 Time Stamp Push Event
              2. 12.2.1.2.7.13.2 Time Stamp Counter Rollover Event (32-bit mode only)
              3. 12.2.1.2.7.13.3 Time Stamp Counter Half-rollover Event (32-bit mode only)
              4. 12.2.1.2.7.13.4 Hardware Time Stamp Push Event
              5. 12.2.1.2.7.13.5 Ethernet Port Events
                1. 12.2.1.2.7.13.5.1 Ethernet Port Receive Event
                2. 12.2.1.2.7.13.5.2 Ethernet Port Transmit Event
            14. 12.2.1.2.7.14 Timestamp Compare Event
              1. 12.2.1.2.7.14.1 32-Bit Mode
              2. 12.2.1.2.7.14.2 64-Bit Mode
            15. 12.2.1.2.7.15 Host Transmit Event
            16. 12.2.1.2.7.16 CPTS Interrupt Handling
          8. 12.2.1.2.8 CPPI Streaming Packet Interface
            1. 12.2.1.2.8.1 Port 0 CPPI Transmit Packet Streaming Interface (CPSW_2G Egress)
            2. 12.2.1.2.8.2 Port 0 CPPI Receive Packet Streaming Interface (CPSW_2G Ingress)
            3. 12.2.1.2.8.3 CPPI Checksum Offload
              1. 12.2.1.2.8.3.1 CPPI Transmit Checksum Offload
                1. 12.2.1.2.8.3.1.1 IPV4 UDP
                2. 12.2.1.2.8.3.1.2 IPV4 TCP
                3. 12.2.1.2.8.3.1.3 IPV6 UDP
                4. 12.2.1.2.8.3.1.4 IPV6 TCP
            4. 12.2.1.2.8.4 CPPI Receive Checksum Offload
            5. 12.2.1.2.8.5 Egress Packet Operations
          9. 12.2.1.2.9 MII Management Interface (MDIO)
            1. 12.2.1.2.9.1 MDIO Frame Formats
            2. 12.2.1.2.9.2 MDIO Functional Description
        3. 12.2.1.3 CPSW Programming Guide
          1. 12.2.1.3.1 Initialization and Configuration of CPSW Subsystem
          2. 12.2.1.3.2 CPSW Reset
          3. 12.2.1.3.3 MDIO Software Interface
            1. 12.2.1.3.3.1 Initializing the MDIO Module
            2. 12.2.1.3.3.2 Writing Data To a PHY Register
            3. 12.2.1.3.3.3 Reading Data From a PHY Register
      2. 12.2.2 Gigabit Ethernet Switch (CPSW0)
        1. 12.2.2.1 CPSW0 Overview
          1. 12.2.2.1.1 CPSW0 Features
          2. 12.2.2.1.2 CPSW0 Not Supported Features
          3. 12.2.2.1.3 Terminology
          4. 12.2.2.1.4 CPSW Ports
        2. 12.2.2.2 CPSW0 Environment
          1. 12.2.2.2.1 CPSW0 RMII Interface
          2. 12.2.2.2.2 CPSW0 RGMII Interface
        3. 12.2.2.3 CPSW0 Functional Description
          1. 12.2.2.3.1 Functional Block Diagram
          2. 12.2.2.3.2 CPSW Ports
            1. 12.2.2.3.2.1 Interface Mode Selection
          3. 12.2.2.3.3 Clocking
            1. 12.2.2.3.3.1 Subsystem Clocking
            2. 12.2.2.3.3.2 Interface Clocking
              1. 12.2.2.3.3.2.1 RGMII Interface Clocking
              2. 12.2.2.3.3.2.2 RMII Interface Clocking
              3. 12.2.2.3.3.2.3 MDIO Clocking
          4. 12.2.2.3.4 Software IDLE
          5. 12.2.2.3.5 Interrupt Functionality
            1. 12.2.2.3.5.1 EVNT_PEND Interrupt
            2. 12.2.2.3.5.2 Statistics Interrupt (STAT_PEND0)
            3. 12.2.2.3.5.3 ECC DED Level Interrupt (ECC_DED_INT)
            4. 12.2.2.3.5.4 ECC SEC Level Interrupt (ECC_SEC_INT)
            5. 12.2.2.3.5.5 MDIO Interrupts
          6. 12.2.2.3.6 CPSW_9G
            1. 12.2.2.3.6.1  Address Lookup Engine (ALE)
              1. 12.2.2.3.6.1.1  Error Handling
              2. 12.2.2.3.6.1.2  Bypass Operations
              3. 12.2.2.3.6.1.3  OUI Deny or Accept
              4. 12.2.2.3.6.1.4  Statistics Counting
              5. 12.2.2.3.6.1.5  Automotive Security Features
              6. 12.2.2.3.6.1.6  CPSW Switching Solutions
                1. 12.2.2.3.6.1.6.1 Basics of 5-port Switch Type
              7. 12.2.2.3.6.1.7  VLAN Routing and OAM Operations
                1. 12.2.2.3.6.1.7.1 InterVLAN Routing
                2. 12.2.2.3.6.1.7.2 OAM Operations
              8. 12.2.2.3.6.1.8  Supervisory packets
              9. 12.2.2.3.6.1.9  Address Table Entry
                1. 12.2.2.3.6.1.9.1  Free Table Entry
                2. 12.2.2.3.6.1.9.2  Multicast Address Table Entry (Bit 40 == 0)
                3. 12.2.2.3.6.1.9.3  Multicast Address Table Entry (Bit 40 == 1)
                4. 12.2.2.3.6.1.9.4  VLAN Unicast Address Table Entry (Bit 40 == 0)
                5. 12.2.2.3.6.1.9.5  OUI Unicast Address Table Entry
                6. 12.2.2.3.6.1.9.6  VLAN/Unicast Address Table Entry (Bit 40 == 0)
                7. 12.2.2.3.6.1.9.7  VLAN/ Multicast Address Table Entry (Bit 40 == 1)
                8. 12.2.2.3.6.1.9.8  Inner VLAN Table Entry
                9. 12.2.2.3.6.1.9.9  Outer VLAN Table Entry
                10. 12.2.2.3.6.1.9.10 EtherType Table Entry
                11. 12.2.2.3.6.1.9.11 IPv4 Table Entry
                12. 12.2.2.3.6.1.9.12 IPv6 Table Entry High
                13. 12.2.2.3.6.1.9.13 IPv6 Table Entry Low
              10. 12.2.2.3.6.1.10 Multicast Address
                1. 12.2.2.3.6.1.10.1 Multicast Ranges
              11. 12.2.2.3.6.1.11 Supervisory Packets
              12. 12.2.2.3.6.1.12 Aging and Auto Aging
              13. 12.2.2.3.6.1.13 ALE Policing and Classification
                1. 12.2.2.3.6.1.13.1 ALE Policing
                2. 12.2.2.3.6.1.13.2 Classifier to Host Thread Mapping
                3. 12.2.2.3.6.1.13.3 ALE Classification
                  1. 2.2.3.6.1.13.3.1 Classifier to CPPI Transmit Flow ID Mapping
              14. 12.2.2.3.6.1.14 Mirroring
              15. 12.2.2.3.6.1.15 Trunking
              16. 12.2.2.3.6.1.16 DSCP
              17. 12.2.2.3.6.1.17 Packet Forwarding Processes
                1. 12.2.2.3.6.1.17.1 Ingress Filtering Process
                2. 12.2.2.3.6.1.17.2 VLAN_Aware Lookup Process
                3. 12.2.2.3.6.1.17.3 Egress Process
                4. 12.2.2.3.6.1.17.4 Learning/Updating/Touching Processes
                  1. 2.2.3.6.1.17.4.1 Learning Process
                  2. 2.2.3.6.1.17.4.2 Updating Process
                  3. 2.2.3.6.1.17.4.3 Touching Process
              18. 12.2.2.3.6.1.18 VLAN Aware Mode
              19. 12.2.2.3.6.1.19 VLAN Unaware Mode
            2. 12.2.2.3.6.2  Packet Priority Handling
              1. 12.2.2.3.6.2.1 Priority Mapping and Transmit VLAN Priority
            3. 12.2.2.3.6.3  CPPI Port Ingress
            4. 12.2.2.3.6.4  Packet CRC Handling
              1. 12.2.2.3.6.4.1 Transmit VLAN Processing
                1. 12.2.2.3.6.4.1.1 Untagged Packets (No VLAN or Priority Tag Header)
                2. 12.2.2.3.6.4.1.2 Priority Tagged Packets (VLAN VID == 0 && EN_VID0_MODE ==0h)
                3. 12.2.2.3.6.4.1.3 VLAN Tagged Packets (VLAN VID != 0 || (EN_VID0_MODE ==1h && VLAN VID ==0))
              2. 12.2.2.3.6.4.2 Ethernet Port Ingress Packet CRC
              3. 12.2.2.3.6.4.3 Ethernet Port Egress Packet CRC
              4. 12.2.2.3.6.4.4 CPPI Port Ingress Packet CRC
              5. 12.2.2.3.6.4.5 CPPI Port Egress Packet CRC
            5. 12.2.2.3.6.5  FIFO Memory Control
            6. 12.2.2.3.6.6  FIFO Transmit Queue Control
              1. 12.2.2.3.6.6.1 CPPI Port Receive Rate Limiting
              2. 12.2.2.3.6.6.2 Ethernet Port Transmit Rate Limiting
            7. 12.2.2.3.6.7  Intersperced Express Traffic (IET – P802.3br/D2.0)
              1. 12.2.2.3.6.7.1 IET Configuration
            8. 12.2.2.3.6.8  Enhanced Scheduled Traffic (EST – P802.1Qbv/D2.2)
              1. 12.2.2.3.6.8.1 Enhanced Scheduled Traffic Overview
              2. 12.2.2.3.6.8.2 Enhanced Scheduled Traffic Fetch RAM
              3. 12.2.2.3.6.8.3 Enhanced Scheduled Traffic Time Interval
              4. 12.2.2.3.6.8.4 Enhanced Scheduled Traffic Fetch Values
              5. 12.2.2.3.6.8.5 Enhanced Scheduled Traffic Packet Fill
              6. 12.2.2.3.6.8.6 Enhanced Scheduled Traffic Time Stamp
            9. 12.2.2.3.6.9  Audio Video Bridging
              1. 12.2.2.3.6.9.1 IEEE 802.1AS: Timing and Synchronization for Time-Sensitive Applications in Bridged Local Area Networks (Precision Time Protocol (PTP))
                1. 12.2.2.3.6.9.1.1 IEEE 1722: "Layer 2 Transport Protocol for Time-Sensitive Streams"
                  1. 2.2.3.6.9.1.1.1 Cross-timestamping and Presentation Timestamps
                2. 12.2.2.3.6.9.1.2 IEEE 1733: Extends RTCP for RTP Streaming over AVB-supported Networks
              2. 12.2.2.3.6.9.2 IEEE 802.1Qav: "Virtual Bridged Local Area Networks: Forwarding and Queuing for Time-Sensitive Streams"
                1. 12.2.2.3.6.9.2.1 Configuring the Device for 802.1Qav Operation
            10. 12.2.2.3.6.10 Ethernet MAC Sliver
              1. 12.2.2.3.6.10.1  CRC Insertion
              2. 12.2.2.3.6.10.2  MTXER
              3. 12.2.2.3.6.10.3  Adaptive Performance Optimization (APO)
              4. 12.2.2.3.6.10.4  Inter-Packet-Gap Enforcement
              5. 12.2.2.3.6.10.5  Back Off
              6. 12.2.2.3.6.10.6  Programmable Transmit Inter-Packet Gap
              7. 12.2.2.3.6.10.7  Speed, Duplex and Pause Frame Support Negotiation
              8. 12.2.2.3.6.10.8  RMII Interface
                1. 12.2.2.3.6.10.8.1 Features
                2. 12.2.2.3.6.10.8.2 RMII Receive (RX)
                3. 12.2.2.3.6.10.8.3 RMII Transmit (TX)
              9. 12.2.2.3.6.10.9  RGMII Interface
                1. 12.2.2.3.6.10.9.1 Features
                2. 12.2.2.3.6.10.9.2 RGMII Receive (RX)
                3. 12.2.2.3.6.10.9.3 In-Band Mode of Operation
                4. 12.2.2.3.6.10.9.4 Forced Mode of Operation
                5. 12.2.2.3.6.10.9.5 RGMII Transmit (TX)
              10. 12.2.2.3.6.10.10 Frame Classification
              11. 12.2.2.3.6.10.11 Receive FIFO Architecture
            11. 12.2.2.3.6.11 Embedded Memories
            12. 12.2.2.3.6.12 Memory Error Detection and Correction
              1. 12.2.2.3.6.12.1 Packet Header ECC
              2. 12.2.2.3.6.12.2 Packet Protect CRC
              3. 12.2.2.3.6.12.3 Aggregator RAM Control
            13. 12.2.2.3.6.13 Ethernet Port Flow Control
              1. 12.2.2.3.6.13.1 Ethernet Receive Flow Control
                1. 12.2.2.3.6.13.1.1 Collision Based Receive Buffer Flow Control
                2. 12.2.2.3.6.13.1.2 IEEE 802.3X Based Receive Flow Control
              2. 12.2.2.3.6.13.2 Qbb (10/100/1G/10G) Receive Priority Based Flow Control (PFC)
              3. 12.2.2.3.6.13.3 Ethernet Transmit Flow Control
            14. 12.2.2.3.6.14 PFC Trigger Rules
              1. 12.2.2.3.6.14.1 Destination Based Rule
              2. 12.2.2.3.6.14.2 Sum of Outflows Rule
              3. 12.2.2.3.6.14.3 Sum of Blocks Per Port Rule
              4. 12.2.2.3.6.14.4 Sum of Blocks Total Rule
              5. 12.2.2.3.6.14.5 Top of Receive FIFO Rule
            15. 12.2.2.3.6.15 Energy Efficient Ethernet Support (802.3az)
            16. 12.2.2.3.6.16 Ethernet Switch Latency
            17. 12.2.2.3.6.17 MAC Emulation Control
            18. 12.2.2.3.6.18 MAC Command IDLE
            19. 12.2.2.3.6.19 CPSW Network Statistics
              1. 12.2.2.3.6.19.1 Rx-only Statistics Descriptions
                1. 12.2.2.3.6.19.1.1  Good Rx Frames (Offset = 3A000h)
                2. 12.2.2.3.6.19.1.2  Broadcast Rx Frames (Offset = 3A004h)
                3. 12.2.2.3.6.19.1.3  Multicast Rx Frames (Offset = 3A008h)
                4. 12.2.2.3.6.19.1.4  Pause Rx Frames (Offset = 3A00Ch)
                5. 12.2.2.3.6.19.1.5  Rx CRC Errors (Offset = 3A010h)
                6. 12.2.2.3.6.19.1.6  Rx Align/Code Errors (Offset = 3A014h)
                7. 12.2.2.3.6.19.1.7  Oversize Rx Frames (Offset = 3A018h)
                8. 12.2.2.3.6.19.1.8  Rx Jabbers (Offset = 3A01Ch)
                9. 12.2.2.3.6.19.1.9  Undersize (Short) Rx Frames (Offset = 3A020h)
                10. 12.2.2.3.6.19.1.10 Rx Fragments (Offset = 3A024h)
                11. 12.2.2.3.6.19.1.11 RX IPG Error
                12. 12.2.2.3.6.19.1.12 ALE Drop (Offset = 3A028h)
                13. 12.2.2.3.6.19.1.13 ALE Overrun Drop (Offset = 3A02Ch)
                14. 12.2.2.3.6.19.1.14 Rx Octets (Offset = 3A030h)
                15. 12.2.2.3.6.19.1.15 Rx Bottom of FIFO Drop (Offset = 3A084h)
                16. 12.2.2.3.6.19.1.16 Portmask Drop (Offset = 3A088h)
                17. 12.2.2.3.6.19.1.17 Rx Top of FIFO Drop (Offset = 3A08Ch)
                18. 12.2.2.3.6.19.1.18 ALE Rate Limit Drop (Offset = 3A090h)
                19. 12.2.2.3.6.19.1.19 ALE VLAN Ingress Check Drop (Offset = 3A094h)
                  1. 2.2.3.6.19.1.19.1  ALE DA=SA Drop (Offset = 3A098h)
                  2. 2.2.3.6.19.1.19.2  Block Address Drop (Offset = 3A09Ch)
                  3. 2.2.3.6.19.1.19.3  ALE Secure Drop (Offset = 3A0A0h)
                  4. 2.2.3.6.19.1.19.4  ALE Authentication Drop (Offset = 3A0A4h)
                  5. 2.2.3.6.19.1.19.5  ALE Unknown Unicast (Offset = 3A0A8h)
                  6. 2.2.3.6.19.1.19.6  ALE Unknown Unicast Bytecount (Offset = 3A0ACh)
                  7. 2.2.3.6.19.1.19.7  ALE Unknown Multicast (Offset = 3A0B0h)
                  8. 2.2.3.6.19.1.19.8  ALE Unknown Multicast Bytecount (Offset = 3A0B4h)
                  9. 2.2.3.6.19.1.19.9  ALE Unknown Broadcast (Offset = 3A0B8h)
                  10. 2.2.3.6.19.1.19.10 ALE Unknown Broadcast Bytecount (Offset = 3A0BCh)
                  11. 2.2.3.6.19.1.19.11 ALE Policer/Classifier Match (Offset = 3A0C0h)
              2. 12.2.2.3.6.19.2 ALE Policer Match Red (Offset = 3A0C4h)
              3. 12.2.2.3.6.19.3 ALE Policer Match Yellow (Offset = 3A0C8h)
              4. 12.2.2.3.6.19.4 IET Receive Assembly Error (Offset = 3A140h)
              5. 12.2.2.3.6.19.5 IET Receive Assembly OK (Offset = 3A144h)
              6. 12.2.2.3.6.19.6 IET Receive SMD Error (Offset = 3A148h)
              7. 12.2.2.3.6.19.7 IET Receive Merge Fragment Count (Offset = 3A14Ch)
              8. 12.2.2.3.6.19.8 Tx-only Statistics Descriptions
                1. 12.2.2.3.6.19.8.1  Good Tx Frames (Offset = 3A034h)
                2. 12.2.2.3.6.19.8.2  Broadcast Tx Frames (Offset = 3A038h)
                3. 12.2.2.3.6.19.8.3  Multicast Tx Frames (Offset = 3A03Ch)
                4. 12.2.2.3.6.19.8.4  Pause Tx Frames (Offset = 3A040h)
                5. 12.2.2.3.6.19.8.5  Deferred Tx Frames (Offset = 3A044h)
                6. 12.2.2.3.6.19.8.6  Collisions (Offset = 3A048h)
                7. 12.2.2.3.6.19.8.7  Single Collision Tx Frames (Offset = 3A04Ch)
                8. 12.2.2.3.6.19.8.8  Multiple Collision Tx Frames (Offset = 3A050h)
                9. 12.2.2.3.6.19.8.9  Excessive Collisions (Offset = 3A054h)
                10. 12.2.2.3.6.19.8.10 Late Collisions (Offset = 3A058h)
                11. 12.2.2.3.6.19.8.11 Carrier Sense Errors (Offset = 3A060h)
                12. 12.2.2.3.6.19.8.12 Tx Octets (Offset = 3A064h)
                13. 12.2.2.3.6.19.8.13 Transmit Priority 0-7 (Offset = 3A180h to 3A1A8h)
                14. 12.2.2.3.6.19.8.14 Transmit Priority 0-7 Drop (Offset = 3A1C0h to 3A1E8h)
                15. 12.2.2.3.6.19.8.15 Tx Memory Protect Errors (Offset = 3A17Ch)
                16. 12.2.2.3.6.19.8.16 IET Transmit Merge Fragment Count (Offset = 3A14Ch)
                17. 12.2.2.3.6.19.8.17 IET Transmit Merge Hold Count (Offset = 3A150h)
              9. 12.2.2.3.6.19.9 Rx- and Tx (Shared) Statistics Descriptions
                1. 12.2.2.3.6.19.9.1 Rx + Tx 64 Octet Frames (Offset = 3A068h)
                2. 12.2.2.3.6.19.9.2 Rx + Tx 65–127 Octet Frames (Offset = 3A06Ch)
                3. 12.2.2.3.6.19.9.3 Rx + Tx 128–255 Octet Frames (Offset = 3A070h)
                4. 12.2.2.3.6.19.9.4 Rx + Tx 256–511 Octet Frames (Offset = 3A074h)
                5. 12.2.2.3.6.19.9.5 Rx + Tx 512–1023 Octet Frames (Offset = 3A078h)
                6. 12.2.2.3.6.19.9.6 Rx + Tx 1024_Up Octet Frames (Offset = 3A07Ch)
                7. 12.2.2.3.6.19.9.7 Net Octets (Offset = 3A080h)
          7. 12.2.2.3.7 Common Platform Time Sync (CPTS)
            1. 12.2.2.3.7.1  CPSW0 CPTS Integration
            2. 12.2.2.3.7.2  CPTS Architecture
            3. 12.2.2.3.7.3  CPTS Initialization
            4. 12.2.2.3.7.4  32-bit Time Stamp Value
            5. 12.2.2.3.7.5  64-bit Time Stamp Value
            6. 12.2.2.3.7.6  64-Bit Timestamp Nudge
            7. 12.2.2.3.7.7  64-bit Timestamp PPM
            8. 12.2.2.3.7.8  Event FIFO
            9. 12.2.2.3.7.9  Timestamp Compare Output
              1. 12.2.2.3.7.9.1 Non-Toggle Mode: 32-bit
              2. 12.2.2.3.7.9.2 Non-Toggle Mode: 64-bit
              3. 12.2.2.3.7.9.3 Toggle Mode: 32-bit
              4. 12.2.2.3.7.9.4 Toggle Mode: 64-bit
            10. 12.2.2.3.7.10 Timestamp Sync Output
            11. 12.2.2.3.7.11 Timestamp GENFn Output
              1. 12.2.2.3.7.11.1 GENFn Nudge
              2. 12.2.2.3.7.11.2 GENFn PPM
            12. 12.2.2.3.7.12 Timestamp ESTFn
            13. 12.2.2.3.7.13 Time Sync Events
              1. 12.2.2.3.7.13.1 Time Stamp Push Event
              2. 12.2.2.3.7.13.2 Time Stamp Counter Rollover Event (32-bit mode only)
              3. 12.2.2.3.7.13.3 Time Stamp Counter Half-rollover Event (32-bit mode only)
              4. 12.2.2.3.7.13.4 Hardware Time Stamp Push Event
              5. 12.2.2.3.7.13.5 Ethernet Port Events
                1. 12.2.2.3.7.13.5.1 Ethernet Port Receive Event
                2. 12.2.2.3.7.13.5.2 Ethernet Port Transmit Event
            14. 12.2.2.3.7.14 Timestamp Compare Event
              1. 12.2.2.3.7.14.1 32-Bit Mode
              2. 12.2.2.3.7.14.2 64-Bit Mode
            15. 12.2.2.3.7.15 Host Transmit Event
            16. 12.2.2.3.7.16 CPTS Interrupt Handling
          8. 12.2.2.3.8 CPPI Streaming Packet Interface
            1. 12.2.2.3.8.1 Port 0 CPPI Transmit Packet Streaming Interface (CPSW_9G Egress)
            2. 12.2.2.3.8.2 CPPI Receive Packet Streaming Interface (CPSW Ingress)
            3. 12.2.2.3.8.3 CPPI Checksum Offload
              1. 12.2.2.3.8.3.1 CPPI Transmit Checksum Offload
                1. 12.2.2.3.8.3.1.1 IPV4 UDP
                2. 12.2.2.3.8.3.1.2 IPV4 TCP
                3. 12.2.2.3.8.3.1.3 IPV6 UDP
                4. 12.2.2.3.8.3.1.4 IPV6 TCP
            4. 12.2.2.3.8.4 CPPI Receive Checksum Offload
            5. 12.2.2.3.8.5 Egress Packet Operations
          9. 12.2.2.3.9 MII Management Interface (MDIO)
            1. 12.2.2.3.9.1 MDIO Frame Formats
            2. 12.2.2.3.9.2 MDIO Functional Description
        4. 12.2.2.4 CPSW0 Programming Guide
          1. 12.2.2.4.1 Initialization and Configuration of CPSW Subsystem
          2. 12.2.2.4.2 Ethernet MAC Reset or XGMII/GMII Mode Change Configuration
          3. 12.2.2.4.3 MDIO Software Interface
            1. 12.2.2.4.3.1 Initializing the MDIO Module
            2. 12.2.2.4.3.2 Writing Data To a PHY Register
            3. 12.2.2.4.3.3 Reading Data From a PHY Register
      3. 12.2.3 Peripheral Component Interconnect Express (PCIe) Subsystem
        1. 12.2.3.1 PCIe Subsystem Overview
          1. 12.2.3.1.1 PCIe Subsystem Features
          2. 12.2.3.1.2 PCIe Subsystem Ports
        2. 12.2.3.2 PCIe Environment
        3. 12.2.3.3 PCIe Subsystem Functional Description
          1. 12.2.3.3.1  PCIe Subsystem Block Diagram
            1. 12.2.3.3.1.1 PCIe Core Module
            2. 12.2.3.3.1.2 PCIe PHY Interface
            3. 12.2.3.3.1.3 CBA Infrastructure
            4. 12.2.3.3.1.4 VBUSM to AXI Bridges
            5. 12.2.3.3.1.5 AXI to VBUSM Bridges
            6. 12.2.3.3.1.6 VBUSP to APB Bridge
            7. 12.2.3.3.1.7 Custom Logic
          2. 12.2.3.3.2  PCIe Subsystem Reset Schemes
            1. 12.2.3.3.2.1 PCIe Conventional Reset
            2. 12.2.3.3.2.2 PCIe Function Level Reset
            3. 12.2.3.3.2.3 PCIe Reset Isolation
              1. 12.2.3.3.2.3.1 Root Port Reset with Device Not Reset
              2. 12.2.3.3.2.3.2 Device Reset with Root Port Not Reset
              3. 12.2.3.3.2.3.3 End Point Device Reset with Root Port Not Reset
              4. 12.2.3.3.2.3.4 Device Reset with End Point Device Not Reset
            4. 12.2.3.3.2.4 PCIe Reset Limitations
            5. 12.2.3.3.2.5 PCIe Reset Requirements
          3. 12.2.3.3.3  PCIe Subsystem Power Management
            1. 12.2.3.3.3.1 CBA Power Management
          4. 12.2.3.3.4  PCIe Subsystem Interrupts
            1. 12.2.3.3.4.1 Interrupts Aggregation
            2. 12.2.3.3.4.2 Interrupt Generation in EP Mode
              1. 12.2.3.3.4.2.1 Legacy Interrupt Generation in EP Mode
              2. 12.2.3.3.4.2.2 MSI and MSI-X Interrupt Generation
            3. 12.2.3.3.4.3 Interrupt Reception in EP Mode
              1. 12.2.3.3.4.3.1 PCIe Core Downstream Interrupts
              2. 12.2.3.3.4.3.2 PCIe Core Function Level Reset Interrupts
              3. 12.2.3.3.4.3.3 PCIe Core Power Management Event Interrupts
              4. 12.2.3.3.4.3.4 PCIe Core Hot Reset Request Interrupt
              5. 12.2.3.3.4.3.5 PTM Valid Interrupt
            4. 12.2.3.3.4.4 Interrupt Generation in RP Mode
            5. 12.2.3.3.4.5 Interrupt Reception in RP Mode
              1. 12.2.3.3.4.5.1 PCIe Legacy Interrupt Reception in RP Mode
              2. 12.2.3.3.4.5.2 MSI/MSI-X Interrupt Reception in RP Mode
              3. 12.2.3.3.4.5.3 Advanced Error Reporting Interrupt
            6. 12.2.3.3.4.6 Common Interrupt Reception in RP and EP Modes
              1. 12.2.3.3.4.6.1 PCIe Local Interrupt
              2. 12.2.3.3.4.6.2 PHY Interrupt
              3. 12.2.3.3.4.6.3 Link down Interrupt
              4. 12.2.3.3.4.6.4 Transaction Error Interrupts
              5. 12.2.3.3.4.6.5 Power Management Event Interrupt
              6. 12.2.3.3.4.6.6 Active Internal Diagnostics Interrupts
            7. 12.2.3.3.4.7 ECC Aggregator Interrupts
            8. 12.2.3.3.4.8 CPTS Interrupt
          5. 12.2.3.3.5  PCIe Subsystem DMA Support
            1. 12.2.3.3.5.1 PCIe DMA Support in RP Mode
            2. 12.2.3.3.5.2 PCIe DMA Support in EP Mode
          6. 12.2.3.3.6  PCIe Subsystem Transactions
            1. 12.2.3.3.6.1 PCIe Supported Transactions
            2. 12.2.3.3.6.2 PCIe Transaction Limitations
          7. 12.2.3.3.7  PCIe Subsystem Address Translation
            1. 12.2.3.3.7.1 PCIe Inbound Address Translation
              1. 12.2.3.3.7.1.1 Root Port Inbound PCIe to AXI Address Translation
              2. 12.2.3.3.7.1.2 End Point Inbound PCIe to AXI Address Translation
            2. 12.2.3.3.7.2 PCIe Outbound Address Translation
              1. 12.2.3.3.7.2.1 PCIe Outbound Address Translation Bypass
          8. 12.2.3.3.8  PCIe Subsystem Virtualization Support
            1. 12.2.3.3.8.1 End Point SR-IOV Support
            2. 12.2.3.3.8.2 Root Port ATS Support
            3. 12.2.3.3.8.3 VirtID Mapping
          9. 12.2.3.3.9  PCIe Subsystem Quality-of-Service (QoS)
          10. 12.2.3.3.10 PCIe Subsystem Precision Time Measurement (PTM)
          11. 12.2.3.3.11 PCIe Subsystem Loopback
            1. 12.2.3.3.11.1 PCIe PIPE Loopback
              1. 12.2.3.3.11.1.1 PIPE Loopback Master Mode
              2. 12.2.3.3.11.1.2 PIPE Loopback Slave Mode
          12. 12.2.3.3.12 PCIe Subsystem Error Handling
            1. 12.2.3.3.12.1 PCIe AXI to/from VBUSM Bus Error Mapping
          13. 12.2.3.3.13 PCIe Subsystem Internal Diagnostics Features
            1. 12.2.3.3.13.1 PCIe Parity
            2. 12.2.3.3.13.2 ECC Aggregators
            3. 12.2.3.3.13.3 RAM ECC Inversion
          14. 12.2.3.3.14 LTSSM State Encoding
      4. 12.2.4 Universal Serial Bus (USB) Subsystem
        1. 12.2.4.1 USB Overview
          1. 12.2.4.1.1 USB Features
          2. 12.2.4.1.2 USB Ports
          3. 12.2.4.1.3 USB Terminology
        2. 12.2.4.2 USB Environment
        3. 12.2.4.3 USB Functional Description
          1. 12.2.4.3.1 USB Type-C Connector Support
          2. 12.2.4.3.2 USB Controller Reset
          3. 12.2.4.3.3 Overcurrent Detection
          4. 12.2.4.3.4 Top-Level Initialization Sequence
      5. 12.2.5 Serializer/Deserializer (SerDes)
        1. 12.2.5.1 SerDes Overview
          1. 12.2.5.1.1 SerDes Features
          2. 12.2.5.1.2 Industry Standards Compatibility
          3. 12.2.5.1.3 SerDes Ports
            1. 12.2.5.1.3.1 WIZ Settings
              1. 12.2.5.1.3.1.1 Interface Selection
              2. 12.2.5.1.3.1.2 USB3.0 Double Muxing
              3. 12.2.5.1.3.1.3 Hyperlink SERDES Double Muxing
              4. 12.2.5.1.3.1.4 CPSW Channel and SERDES IP Mapping
              5. 12.2.5.1.3.1.5 ACSPCIe Reference Clock Selection
              6. 12.2.5.1.3.1.6 Internal Reference Clock Selection
        2. 12.2.5.2 SerDes Environment
          1. 12.2.5.2.1 SerDes I/Os
        3. 12.2.5.3 SerDes Functional Description
          1. 12.2.5.3.1 SerDes Block Diagram
    3. 12.3  Memory Interfaces
      1. 12.3.1 Flash Subsystem (FSS)
        1. 12.3.1.1 FSS Overview
          1. 12.3.1.1.1 FSS Features
          2. 12.3.1.1.2 Flash Ports
        2. 12.3.1.2 FSS Environment
        3. 12.3.1.3 FSS Functional Description
          1. 12.3.1.3.1 FSS Block Diagram
          2. 12.3.1.3.2 FSS ECC Support
          3. 12.3.1.3.3 FSS Modes of Operation
          4. 12.3.1.3.4 FSS Regions
            1. 12.3.1.3.4.1 FSS Regions Boot Size Configuration
          5. 12.3.1.3.5 FSS Memory Regions
        4. 12.3.1.4 FSS Programming Guide
          1. 12.3.1.4.1 FSS Initialization Sequence
          2. 12.3.1.4.2 FSS Real-Time Operation
          3. 12.3.1.4.3 FSS Power Up/Down Sequence
      2. 12.3.2 Octal Serial Peripheral Interface (OSPI)
        1. 12.3.2.1 OSPI Overview
          1. 12.3.2.1.1 OSPI Features
          2. 12.3.2.1.2 OSPI Ports
        2. 12.3.2.2 OSPI Environment
        3. 12.3.2.3 OSPI Functional Description
          1. 12.3.2.3.1  OSPI Block Diagram
            1. 12.3.2.3.1.1 Data Slave Interface
            2. 12.3.2.3.1.2 Configuration Slave Interface
            3. 12.3.2.3.1.3 OSPI Clock Domains
          2. 12.3.2.3.2  OSPI Modes
            1. 12.3.2.3.2.1 Read Data Capture
              1. 12.3.2.3.2.1.1 Mechanisms of Data Capturing
              2. 12.3.2.3.2.1.2 Data Capturing Mechanism Using Taps
              3. 12.3.2.3.2.1.3 Data Capturing Mechanism Using PHY Module
            2. 12.3.2.3.2.2 External Pull Down on DQS
          3. 12.3.2.3.3  OSPI Power Management
          4. 12.3.2.3.4  Auto HW Polling
          5. 12.3.2.3.5  Flash Reset
          6. 12.3.2.3.6  OSPI Memory Regions
          7. 12.3.2.3.7  OSPI Interrupt Requests
          8. 12.3.2.3.8  OSPI Data Interface
            1. 12.3.2.3.8.1 Data Interface Address Remapping
            2. 12.3.2.3.8.2 Write Protection
            3. 12.3.2.3.8.3 Access Forwarding
          9. 12.3.2.3.9  OSPI Direct Access Controller (DAC)
          10. 12.3.2.3.10 OSPI Indirect Access Controller (INDAC)
            1. 12.3.2.3.10.1 Indirect Read Controller
              1. 12.3.2.3.10.1.1 Indirect Read Transfer Process
            2. 12.3.2.3.10.2 Indirect Write Controller
              1. 12.3.2.3.10.2.1 Indirect Write Transfer Process
            3. 12.3.2.3.10.3 Indirect Access Queuing
            4. 12.3.2.3.10.4 Consecutive Writes and Reads Using Indirect Transfers
            5. 12.3.2.3.10.5 Accessing the SRAM
          11. 12.3.2.3.11 OSPI Software-Triggered Instruction Generator (STIG)
            1. 12.3.2.3.11.1 Servicing a STIG Request
          12. 12.3.2.3.12 OSPI Arbitration Between Direct / Indirect Access Controller and STIG
          13. 12.3.2.3.13 OSPI Command Translation
          14. 12.3.2.3.14 Selecting the Flash Instruction Type
          15. 12.3.2.3.15 OSPI Data Integrity
          16. 12.3.2.3.16 OSPI PHY Module
            1. 12.3.2.3.16.1 PHY Pipeline Mode
            2. 12.3.2.3.16.2 Read Data Capturing by the PHY Module
        4. 12.3.2.4 OSPI Programming Guide
          1. 12.3.2.4.1 Configuring the OSPI Controller for Use After Reset
          2. 12.3.2.4.2 Configuring the OSPI Controller for Optimal Use
          3. 12.3.2.4.3 Using the Flash Command Control Register (STIG Operation)
          4. 12.3.2.4.4 Using SPI Legacy Mode
          5. 12.3.2.4.5 Entering XIP Mode from POR
          6. 12.3.2.4.6 Entering XIP Mode Otherwise
          7. 12.3.2.4.7 Exiting XIP Mode
      3. 12.3.3 HyperBus Interface
        1. 12.3.3.1 HyperBus Overview
          1. 12.3.3.1.1 HyperBus Features
          2. 12.3.3.1.2 Hyperbus Ports
        2. 12.3.3.2 HyperBus Environment
        3. 12.3.3.3 HyperBus Functional Description
          1. 12.3.3.3.1 HyperBus Interrupts
          2. 12.3.3.3.2 HyperBus ECC Support
            1. 12.3.3.3.2.1 ECC Aggregator
          3. 12.3.3.3.3 HyperBus Internal FIFOs
          4. 12.3.3.3.4 HyperBus Data Regions
          5. 12.3.3.3.5 HyperBus True Continuous Read (TCR) Mode
        4. 12.3.3.4 HyperBus Programming Guide
          1. 12.3.3.4.1 HyperBus Initialization Sequence
            1. 12.3.3.4.1.1 HyperFlash Access
            2. 12.3.3.4.1.2 HyperRAM Access
          2. 12.3.3.4.2 HyperBus Real-time Operating Requirements
          3. 12.3.3.4.3 HyperBus Power Up/Down Sequence
      4. 12.3.4 General-Purpose Memory Controller (GPMC)
        1. 12.3.4.1 GPMC Overview
          1. 12.3.4.1.1 GPMC Features
          2. 12.3.4.1.2 GPMC Ports
        2. 12.3.4.2 GPMC Environment
        3. 12.3.4.3 GPMC Functional Description
          1. 12.3.4.3.1  GPMC Block Diagram
          2. 12.3.4.3.2  GPMC Clock Configuration
          3. 12.3.4.3.3  GPMC Power Management
          4. 12.3.4.3.4  GPMC Interrupt Requests
          5. 12.3.4.3.5  GPMC Interconnect Port Interface
          6. 12.3.4.3.6  GPMC Address and Data Bus
            1. 12.3.4.3.6.1 GPMC I/O Configuration Setting
          7. 12.3.4.3.7  GPMC Address Decoder and Chip-Select Configuration
            1. 12.3.4.3.7.1 Chip-Select Base Address and Region Size
            2. 12.3.4.3.7.2 Access Protocol
              1. 12.3.4.3.7.2.1 Supported Devices
              2. 12.3.4.3.7.2.2 Access Size Adaptation and Device Width
              3. 12.3.4.3.7.2.3 Address/Data-Multiplexing Interface
            3. 12.3.4.3.7.3 External Signals
              1. 12.3.4.3.7.3.1 WAIT Pin Monitoring Control
                1. 12.3.4.3.7.3.1.1 Wait Monitoring During Asynchronous Read Access
                2. 12.3.4.3.7.3.1.2 Wait Monitoring During Asynchronous Write Access
                3. 12.3.4.3.7.3.1.3 Wait Monitoring During Synchronous Read Access
                4. 12.3.4.3.7.3.1.4 Wait Monitoring During Synchronous Write Access
                5. 12.3.4.3.7.3.1.5 Wait With NAND Device
                6. 12.3.4.3.7.3.1.6 Idle Cycle Control Between Successive Accesses
                  1. 3.4.3.7.3.1.6.1 Bus Turnaround (BUSTURNAROUND)
                  2. 3.4.3.7.3.1.6.2 Idle Cycles Between Accesses to Same Chip-Select (CYCLE2CYCLESAMECSEN, CYCLE2CYCLEDELAY)
                  3. 3.4.3.7.3.1.6.3 Idle Cycles Between Accesses to Different Chip-Select (CYCLE2CYCLEDIFFCSEN, CYCLE2CYCLEDELAY)
                7. 12.3.4.3.7.3.1.7 Slow Device Support (TIMEPARAGRANULARITY Parameter)
              2. 12.3.4.3.7.3.2 DIR Pin
              3. 12.3.4.3.7.3.3 Reset
              4. 12.3.4.3.7.3.4 Write Protect Signal (nWP)
              5. 12.3.4.3.7.3.5 Byte Enable (nBE1/nBE0)
            4. 12.3.4.3.7.4 Error Handling
          8. 12.3.4.3.8  GPMC Timing Setting
            1. 12.3.4.3.8.1  Read Cycle Time and Write Cycle Time (RDCYCLETIME / WRCYCLETIME)
            2. 12.3.4.3.8.2  nCS: Chip-Select Signal Control Assertion/Deassertion Time (CSONTIME / CSRDOFFTIME / CSWROFFTIME / CSEXTRADELAY)
            3. 12.3.4.3.8.3  nADV/ALE: Address Valid/Address Latch Enable Signal Control Assertion/Deassertion Time (ADVONTIME / ADVRDOFFTIME / ADVWROFFTIME / ADVEXTRADELAY/ADVAADMUXONTIME/ADVAADMUXRDOFFTIME/ADVAADMUXWROFFTIME)
            4. 12.3.4.3.8.4  nOE/nRE: Output Enable/Read Enable Signal Control Assertion/Deassertion Time (OEONTIME / OEOFFTIME / OEEXTRADELAY / OEAADMUXONTIME / OEAADMUXOFFTIME)
            5. 12.3.4.3.8.5  nWE: Write Enable Signal Control Assertion/Deassertion Time (WEONTIME / WEOFFTIME / WEEXTRADELAY)
            6. 12.3.4.3.8.6  GPMC_CLKOUT
            7. 12.3.4.3.8.7  GPMC Output Clock and Control Signals Setup and Hold
            8. 12.3.4.3.8.8  Access Time (RDACCESSTIME / WRACCESSTIME)
              1. 12.3.4.3.8.8.1 Access Time on Read Access
              2. 12.3.4.3.8.8.2 Access Time on Write Access
            9. 12.3.4.3.8.9  Page Burst Access Time (PAGEBURSTACCESSTIME)
              1. 12.3.4.3.8.9.1 Page Burst Access Time on Read Access
              2. 12.3.4.3.8.9.2 Page Burst Access Time on Write Access
            10. 12.3.4.3.8.10 Bus Keeping Support
          9. 12.3.4.3.9  GPMC NOR Access Description
            1. 12.3.4.3.9.1 Asynchronous Access Description
              1. 12.3.4.3.9.1.1 Access on Address/Data Multiplexed Devices
                1. 12.3.4.3.9.1.1.1 Asynchronous Single-Read Operation on an Address/Data Multiplexed Device
                2. 12.3.4.3.9.1.1.2 Asynchronous Single-Write Operation on an Address/Data-Multiplexed Device
                3. 12.3.4.3.9.1.1.3 Asynchronous Multiple (Page) Write Operation on an Address/Data-Multiplexed Device
              2. 12.3.4.3.9.1.2 Access on Address/Address/Data-Multiplexed Devices
                1. 12.3.4.3.9.1.2.1 Asynchronous Single Read Operation on an AAD-Multiplexed Device
                2. 12.3.4.3.9.1.2.2 Asynchronous Single-Write Operation on an AAD-Multiplexed Device
                3. 12.3.4.3.9.1.2.3 Asynchronous Multiple (Page) Read Operation on an AAD-Multiplexed Device
            2. 12.3.4.3.9.2 Synchronous Access Description
              1. 12.3.4.3.9.2.1 Synchronous Single Read
              2. 12.3.4.3.9.2.2 Synchronous Multiple (Burst) Read (4-, 8-, 16-Word16 Burst With Wraparound Capability)
              3. 12.3.4.3.9.2.3 Synchronous Single Write
              4. 12.3.4.3.9.2.4 Synchronous Multiple (Burst) Write
            3. 12.3.4.3.9.3 Asynchronous and Synchronous Accesses in non-multiplexed Mode
              1. 12.3.4.3.9.3.1 Asynchronous Single-Read Operation on non-multiplexed Device
              2. 12.3.4.3.9.3.2 Asynchronous Single-Write Operation on non-multiplexed Device
              3. 12.3.4.3.9.3.3 Asynchronous Multiple (Page Mode) Read Operation on non-multiplexed Device
              4. 12.3.4.3.9.3.4 Synchronous Operations on a non-multiplexed Device
            4. 12.3.4.3.9.4 Page and Burst Support
            5. 12.3.4.3.9.5 System Burst vs External Device Burst Support
          10. 12.3.4.3.10 GPMC pSRAM Access Specificities
          11. 12.3.4.3.11 GPMC NAND Access Description
            1. 12.3.4.3.11.1 NAND Memory Device in Byte or 16-bit Word Stream Mode
              1. 12.3.4.3.11.1.1 Chip-Select Configuration for NAND Interfacing in Byte or Word Stream Mode
              2. 12.3.4.3.11.1.2 NAND Device Command and Address Phase Control
              3. 12.3.4.3.11.1.3 Command Latch Cycle
              4. 12.3.4.3.11.1.4 Address Latch Cycle
              5. 12.3.4.3.11.1.5 NAND Device Data Read and Write Phase Control in Stream Mode
              6. 12.3.4.3.11.1.6 NAND Device General Chip-Select Timing Control Requirement
              7. 12.3.4.3.11.1.7 Read and Write Access Size Adaptation
                1. 12.3.4.3.11.1.7.1 8-Bit-Wide NAND Device
                2. 12.3.4.3.11.1.7.2 16-Bit-Wide NAND Device
            2. 12.3.4.3.11.2 NAND Device-Ready Pin
              1. 12.3.4.3.11.2.1 Ready Pin Monitored by Software Polling
              2. 12.3.4.3.11.2.2 Ready Pin Monitored by Hardware Interrupt
            3. 12.3.4.3.11.3 ECC Calculator
              1. 12.3.4.3.11.3.1 Hamming Code
                1. 12.3.4.3.11.3.1.1 ECC Result Register and ECC Computation Accumulation Size
                2. 12.3.4.3.11.3.1.2 ECC Enabling
                3. 12.3.4.3.11.3.1.3 ECC Computation
                4. 12.3.4.3.11.3.1.4 ECC Comparison and Correction
                5. 12.3.4.3.11.3.1.5 ECC Calculation Based on 8-Bit Word
                6. 12.3.4.3.11.3.1.6 ECC Calculation Based on 16-Bit Word
              2. 12.3.4.3.11.3.2 BCH Code
                1. 12.3.4.3.11.3.2.1 Requirements
                2. 12.3.4.3.11.3.2.2 Memory Mapping of BCH Codeword
                  1. 3.4.3.11.3.2.2.1 Memory Mapping of Data Message
                  2. 3.4.3.11.3.2.2.2 Memory-Mapping of the ECC
                  3. 3.4.3.11.3.2.2.3 Wrapping Modes
                    1. 4.3.11.3.2.2.3.1  Manual Mode (0x0)
                    2. 4.3.11.3.2.2.3.2  Mode 0x1
                    3. 4.3.11.3.2.2.3.3  Mode 0xA (10)
                    4. 4.3.11.3.2.2.3.4  Mode 0x2
                    5. 4.3.11.3.2.2.3.5  Mode 0x3
                    6. 4.3.11.3.2.2.3.6  Mode 0x7
                    7. 4.3.11.3.2.2.3.7  Mode 0x8
                    8. 4.3.11.3.2.2.3.8  Mode 0x4
                    9. 4.3.11.3.2.2.3.9  Mode 0x9
                    10. 4.3.11.3.2.2.3.10 Mode 0x5
                    11. 4.3.11.3.2.2.3.11 Mode 0xB (11)
                    12. 4.3.11.3.2.2.3.12 Mode 0x6
                3. 12.3.4.3.11.3.2.3 Supported NAND Page Mappings and ECC Schemes
                  1. 3.4.3.11.3.2.3.1 Per-Sector Spare Mappings
                  2. 3.4.3.11.3.2.3.2 Pooled Spare Mapping
                  3. 3.4.3.11.3.2.3.3 Per-Sector Spare Mapping, with ECC Separated at the End of the Page
            4. 12.3.4.3.11.4 Prefetch and Write-Posting Engine
              1. 12.3.4.3.11.4.1 General Facts About the Engine Configuration
              2. 12.3.4.3.11.4.2 Prefetch Mode
              3. 12.3.4.3.11.4.3 FIFO Control in Prefetch Mode
              4. 12.3.4.3.11.4.4 Write-Posting Mode
              5. 12.3.4.3.11.4.5 FIFO Control in Write-Posting Mode
              6. 12.3.4.3.11.4.6 Optimizing NAND Access Using the Prefetch and Write-Posting Engine
              7. 12.3.4.3.11.4.7 Interleaved Accesses Between Prefetch and Write-Posting Engine and Other Chip-Selects
          12. 12.3.4.3.12 GPMC Memory Regions
          13. 12.3.4.3.13 GPMC Use Cases and Tips
            1. 12.3.4.3.13.1 How to Set GPMC Timing Parameters for Typical Accesses
              1. 12.3.4.3.13.1.1 External Memory Attached to the GPMC Module
              2. 12.3.4.3.13.1.2 Typical GPMC Setup
                1. 12.3.4.3.13.1.2.1 GPMC Configuration for Synchronous Burst Read Access
                2. 12.3.4.3.13.1.2.2 GPMC Configuration for Asynchronous Read Access
                3. 12.3.4.3.13.1.2.3 GPMC Configuration for Asynchronous Single Write Access
            2. 12.3.4.3.13.2 How to Choose a Suitable Memory to Use With the GPMC
              1. 12.3.4.3.13.2.1 Supported Memories or Devices
                1. 12.3.4.3.13.2.1.1 Memory Pin Multiplexing
                2. 12.3.4.3.13.2.1.2 NAND Interface Protocol
                3. 12.3.4.3.13.2.1.3 NOR Interface Protocol
                4. 12.3.4.3.13.2.1.4 Other Technologies
        4. 12.3.4.4 GPMC Basic Programming Model
          1. 12.3.4.4.1 GPMC High-Level Programming Model Overview
          2. 12.3.4.4.2 GPMC Initialization
          3. 12.3.4.4.3 GPMC Configuration in NOR Mode
          4. 12.3.4.4.4 GPMC Configuration in NAND Mode
          5. 12.3.4.4.5 Set Memory Access
          6. 12.3.4.4.6 GPMC Timing Parameters
            1. 12.3.4.4.6.1 GPMC Timing Parameters Formulas
              1. 12.3.4.4.6.1.1 NAND Flash Interface Timing Parameters Formulas
              2. 12.3.4.4.6.1.2 Synchronous NOR Flash Timing Parameters Formulas
              3. 12.3.4.4.6.1.3 Asynchronous NOR Flash Timing Parameters Formulas
      5. 12.3.5 Error Location Module (ELM)
        1. 12.3.5.1 ELM Overview
          1. 12.3.5.1.1 ELM Features
          2. 12.3.5.1.2 ELM Ports
        2. 12.3.5.2 ELM Functional Description
          1. 12.3.5.2.1 ELM Software Reset
          2. 12.3.5.2.2 ELM Power Management
          3. 12.3.5.2.3 ELM Interrupt Requests
          4. 12.3.5.2.4 ELM Processing Initialization
          5. 12.3.5.2.5 ELM Processing Sequence
          6. 12.3.5.2.6 ELM Processing Completion
        3. 12.3.5.3 ELM Basic Programming Model
          1. 12.3.5.3.1 ELM Low-Level Programming Model
            1. 12.3.5.3.1.1 Processing Initialization
            2. 12.3.5.3.1.2 Read Results
            3. 12.3.5.3.1.3 2990
          2. 12.3.5.3.2 Use Case: ELM Used in Continuous Mode
          3. 12.3.5.3.3 Use Case: ELM Used in Page Mode
      6. 12.3.6 Multi-Media Card Secure Digital (MMCSD) Interface
        1. 12.3.6.1 MMCSD Overview
          1. 12.3.6.1.1 MMCSD Features
          2. 12.3.6.1.2 MMCSD Ports
        2. 12.3.6.2 MMCSD Environment
        3. 12.3.6.3 MMCSD Functional Description
          1. 12.3.6.3.1 Block Diagram
          2. 12.3.6.3.2 Memory Regions
          3. 12.3.6.3.3 Interrupt Requests
          4. 12.3.6.3.4 ECC Support
            1. 12.3.6.3.4.1 ECC Aggregator
          5. 12.3.6.3.5 Advanced DMA
        4. 12.3.6.4 MMCSD Programming Guide
          1. 12.3.6.4.1 Sequences
            1. 12.3.6.4.1.1  SD Card Detection
            2. 12.3.6.4.1.2  SD Clock Control
              1. 12.3.6.4.1.2.1 Internal Clock Setup Sequence
              2. 12.3.6.4.1.2.2 SD Clock Supply and Stop Sequence
              3. 12.3.6.4.1.2.3 SD Clock Frequency Change Sequence
            3. 12.3.6.4.1.3  SD Bus Power Control
            4. 12.3.6.4.1.4  Changing Bus Width
            5. 12.3.6.4.1.5  Timeout Setting on DAT Line
            6. 12.3.6.4.1.6  Card Initialization and Identification (for SD I/F)
              1. 12.3.6.4.1.6.1 Signal Voltage Switch Procedure (for UHS-I)
            7. 12.3.6.4.1.7  SD Transaction Generation
              1. 12.3.6.4.1.7.1 Transaction Control without Data Transfer Using DAT Line
                1. 12.3.6.4.1.7.1.1 The Sequence to Issue a SD Command
                2. 12.3.6.4.1.7.1.2 The Sequence to Finalize a Command
              2. 12.3.6.4.1.7.2 Transaction Control with Data Transfer Using DAT Line
                1. 12.3.6.4.1.7.2.1 Not using DMA
                2. 12.3.6.4.1.7.2.2 Using SDMA
                3. 12.3.6.4.1.7.2.3 Using ADMA
            8. 12.3.6.4.1.8  Abort Transaction
              1. 12.3.6.4.1.8.1 Asynchronous Abort
              2. 12.3.6.4.1.8.2 Synchronous Abort
            9. 12.3.6.4.1.9  Changing Bus Speed Mode
            10. 12.3.6.4.1.10 Error Recovery
              1. 12.3.6.4.1.10.1 Error Interrupt Recovery
              2. 12.3.6.4.1.10.2 Auto CMD12 Error Recovery
            11. 12.3.6.4.1.11 Wakeup Control (Optional)
            12. 12.3.6.4.1.12 Suspend/Resume (Optional, Not Supported from Version 4.00)
              1. 12.3.6.4.1.12.1 Suspend Sequence
              2. 12.3.6.4.1.12.2 Resume Sequence
              3. 12.3.6.4.1.12.3 Stop At Block Gap/Continue Timing for Read Transaction
              4. 12.3.6.4.1.12.4 Stop At Block Gap/Continue Timing for Write Transaction
          2. 12.3.6.4.2 Driver Flow Sequence
            1. 12.3.6.4.2.1 Host Controller Setup and Card Detection
              1. 12.3.6.4.2.1.1 Host Controller Setup Sequence
              2. 12.3.6.4.2.1.2 Card Interface Detection Sequence
            2. 12.3.6.4.2.2 Boot Operation
              1. 12.3.6.4.2.2.1 Normal Boot Operation: (For Legacy eMMC 5.0)
              2. 12.3.6.4.2.2.2 Alternate Boot Operation (For Legacy eMMC 5.0):
              3. 12.3.6.4.2.2.3 Boot Code Chunk Read Operation (For Legacy eMMC 5.0):
            3. 12.3.6.4.2.3 Retuning procedure (For Legacy Interface)
              1. 12.3.6.4.2.3.1 Sampling Clock Tuning
              2. 12.3.6.4.2.3.2 Tuning Modes
              3. 12.3.6.4.2.3.3 Re-Tuning Mode 2
            4. 12.3.6.4.2.4 Command Queuing Driver Flow Sequence
              1. 12.3.6.4.2.4.1 Command Queuing Initialization Sequence
              2. 12.3.6.4.2.4.2 Task Issuance Sequence
              3. 12.3.6.4.2.4.3 Task Execution and Completion Sequence
              4. 12.3.6.4.2.4.4 Task Discard and Clear Sequence
              5. 12.3.6.4.2.4.5 Error Detect and Recovery when CQ is enabled
      7. 12.3.7 Universal Flash Storage (UFS) Interface
        1. 12.3.7.1 UFS Overview
          1. 12.3.7.1.1 UFS Features
          2. 12.3.7.1.2 UFS Ports
        2. 12.3.7.2 UFS Environment
        3. 12.3.7.3 UFS Functional Description
          1. 12.3.7.3.1 UFS Block Diagrams
          2. 12.3.7.3.2 UFS ECC Support
        4. 12.3.7.4 UFS Programming Guide
          1. 12.3.7.4.1 UFS Start-Up Sequence
            1. 12.3.7.4.1.1 UniPro Initialization
              1. 12.3.7.4.1.1.1 UniPro Layer 2 Configuration
                1. 12.3.7.4.1.1.1.1 Layer 2 Threshold Value Calculation
                2. 12.3.7.4.1.1.1.2 DL_TC0TXFCThreshold
                3. 12.3.7.4.1.1.1.3 DL_AFC0CreditThreshold
                4. 12.3.7.4.1.1.1.4 DL_TC0OutAckThreshold
                5. 12.3.7.4.1.1.1.5 Layer 2 Timer Value Calculation
                6. 12.3.7.4.1.1.1.6 DL_FC0ProtectionTimeOutVal
                7. 12.3.7.4.1.1.1.7 DL_TC0ReplayTimeOutVal and DL_AFC0ReqTimeOut
              2. 12.3.7.4.1.1.2 UniPro CPort Connection Management
            2. 12.3.7.4.1.2 UFS Host Controller Initialization
            3. 12.3.7.4.1.3 HCE Bit
          2. 12.3.7.4.2 UFS Host Controller Programming
            1. 12.3.7.4.2.1 UFS Software Model
              1. 12.3.7.4.2.1.1 UFS Layers
              2. 12.3.7.4.2.1.2 UFS Protocol Elements
                1. 12.3.7.4.2.1.2.1 UPIU Types
                2. 12.3.7.4.2.1.2.2 UFS Protocol
              3. 12.3.7.4.2.1.3 UFS Host Data Structure
            2. 12.3.7.4.2.2 UFS Theory Of Operation
              1. 12.3.7.4.2.2.1 Building A UTP Transfer Request
              2. 12.3.7.4.2.2.2 Processing UTP Task Management Request Completion
              3. 12.3.7.4.2.2.3 Building UTP Task Management Request
              4. 12.3.7.4.2.2.4 Processing UTP Transfer Request Completion
              5. 12.3.7.4.2.2.5 UFS Host Processing
              6. 12.3.7.4.2.2.6 UFS Response Management Аnd Command Completion
          3. 12.3.7.4.3 UFS PHY Programming
          4. 12.3.7.4.4 UFS Hibernate Timings Considerations
    4. 12.4  Industrial and Control Interfaces
      1. 12.4.1 Enhanced Capture (ECAP) Module
        1. 12.4.1.1 ECAP Overview
          1. 12.4.1.1.1 ECAP Features
          2. 12.4.1.1.2 ECAP Ports
        2. 12.4.1.2 ECAP Environment
        3. 12.4.1.3 ECAP Functional Description
          1. 12.4.1.3.1 Capture and APWM Operating Modes
            1. 12.4.1.3.1.1 ECAP Capture Mode Description
              1. 12.4.1.3.1.1.1 ECAP Event Prescaler
              2. 12.4.1.3.1.1.2 ECAP Edge Polarity Select and Qualifier
              3. 12.4.1.3.1.1.3 ECAP Continuous/One-Shot Control
              4. 12.4.1.3.1.1.4 ECAP 32-Bit Counter and Phase Control
              5. 12.4.1.3.1.1.5 CAP1-CAP4 Registers
              6. 12.4.1.3.1.1.6 ECAP Interrupt Control
              7. 12.4.1.3.1.1.7 ECAP Shadow Load and Lockout Control
            2. 12.4.1.3.1.2 ECAP APWM Mode Operation
          2. 12.4.1.3.2 Summary of ECAP Functional Registers
        4. 12.4.1.4 ECAP Use Cases
          1. 12.4.1.4.1 Absolute Time-Stamp Operation Rising Edge Trigger Example
            1. 12.4.1.4.1.1 Code Snippet for CAP Mode Absolute Time, Rising Edge Trigger
          2. 12.4.1.4.2 Absolute Time-Stamp Operation Rising and Falling Edge Trigger Example
            1. 12.4.1.4.2.1 Code Snippet for CAP Mode Absolute Time, Rising and Falling Edge Trigger
          3. 12.4.1.4.3 Time Difference (Delta) Operation Rising Edge Trigger Example
            1. 12.4.1.4.3.1 Code Snippet for CAP Mode Delta Time, Rising Edge Trigger
          4. 12.4.1.4.4 Time Difference (Delta) Operation Rising and Falling Edge Trigger Example
            1. 12.4.1.4.4.1 Code Snippet for CAP Mode Delta Time, Rising and Falling Edge Triggers
          5. 12.4.1.4.5 Application of the APWM Mode
            1. 12.4.1.4.5.1 Simple PWM Generation (Independent Channel/s) Example
              1. 12.4.1.4.5.1.1 Code Snippet for APWM Mode
            2. 12.4.1.4.5.2 Multichannel PWM Generation with Synchronization Example
              1. 12.4.1.4.5.2.1 Code Snippet for Multichannel PWM Generation with Synchronization
            3. 12.4.1.4.5.3 Multichannel PWM Generation with Phase Control Example
              1. 12.4.1.4.5.3.1 Code Snippet for Multichannel PWM Generation with Phase Control
      2. 12.4.2 Enhanced Pulse Width Modulation (EPWM) Module
        1. 12.4.2.1 EPWM Overview
          1. 12.4.2.1.1 EPWM Features
          2. 12.4.2.1.2 EPWM Ports
        2. 12.4.2.2 ECAP Environment
        3. 12.4.2.3 EPWM Functional Description
          1. 12.4.2.3.1  EPWM Submodule Features
            1. 12.4.2.3.1.1 Constant Definitions Used in the EPWM Code Examples
          2. 12.4.2.3.2  EPWM Time-Base (TB) Submodule
            1. 12.4.2.3.2.1 Overview
            2. 12.4.2.3.2.2 Controlling and Monitoring the EPWM Time-Base Submodule
            3. 12.4.2.3.2.3 Calculating PWM Period and Frequency
              1. 12.4.2.3.2.3.1 EPWM Time-Base Period Shadow Register
              2. 12.4.2.3.2.3.2 EPWM Time-Base Counter Synchronization
            4. 12.4.2.3.2.4 Phase Locking the Time-Base Clocks of Multiple EPWM Modules
            5. 12.4.2.3.2.5 EPWM Time-Base Counter Modes and Timing Waveforms
          3. 12.4.2.3.3  EPWM Counter-Compare (CC) Submodule
            1. 12.4.2.3.3.1 Overview
            2. 12.4.2.3.3.2 Controlling and Monitoring the EPWM Counter-Compare Submodule
            3. 12.4.2.3.3.3 Operational Highlights for the EPWM Counter-Compare Submodule
            4. 12.4.2.3.3.4 EPWM Counter-Compare Submodule Timing Waveforms
          4. 12.4.2.3.4  EPWM Action-Qualifier (AQ) Submodule
            1. 12.4.2.3.4.1 Overview
            2. 12.4.2.3.4.2 Controlling and Monitoring the EPWM Action-Qualifier Submodule
            3. 12.4.2.3.4.3 EPWM Action-Qualifier Event Priority
            4. 12.4.2.3.4.4 Waveforms for Common EPWM Configurations
          5. 12.4.2.3.5  EPWM Dead-Band Generator (DB) Submodule
            1. 12.4.2.3.5.1 Overview
            2. 12.4.2.3.5.2 Controlling and Monitoring the EPWM Dead-Band Submodule
            3. 12.4.2.3.5.3 Operational Highlights for the EPWM Dead-Band Generator Submodule
          6. 12.4.2.3.6  EPWM-Chopper (PC) Submodule
            1. 12.4.2.3.6.1 Overview
            2. 12.4.2.3.6.2 Controlling the EPWM-Chopper Submodule
            3. 12.4.2.3.6.3 Operational Highlights for the EPWM-Chopper Submodule
            4. 12.4.2.3.6.4 EPWM-Chopper Waveforms
              1. 12.4.2.3.6.4.1 EPWM-Chopper One-Shot Pulse
              2. 12.4.2.3.6.4.2 EPWM-Chopper Duty Cycle Control
          7. 12.4.2.3.7  EPWM Trip-Zone (TZ) Submodule
            1. 12.4.2.3.7.1 Overview
            2. 12.4.2.3.7.2 Controlling and Monitoring the EPWM Trip-Zone Submodule
            3. 12.4.2.3.7.3 Operational Highlights for the EPWM Trip-Zone Submodule
            4. 12.4.2.3.7.4 Generating EPWM Trip-Event Interrupts
          8. 12.4.2.3.8  EPWM Event-Trigger (ET) Submodule
            1. 12.4.2.3.8.1 Overview
            2. 12.4.2.3.8.2 Controlling and Monitoring the EPWM Event-Trigger Submodule
            3. 12.4.2.3.8.3 Operational Overview of the EPWM Event-Trigger Submodule
            4. 12.4.2.3.8.4 3174
          9. 12.4.2.3.9  EPWM High Resolution (HRPWM) Submodule
            1. 12.4.2.3.9.1 Overview
            2. 12.4.2.3.9.2 Architecture of the High-Resolution PWM Submodule
            3. 12.4.2.3.9.3 Controlling and Monitoring the High-Resolution PWM Submodule
            4. 12.4.2.3.9.4 Configuring the High-Resolution PWM Submodule
            5. 12.4.2.3.9.5 Operational Highlights for the High-Resolution PWM Submodule
              1. 12.4.2.3.9.5.1 HRPWM Edge Positioning
              2. 12.4.2.3.9.5.2 HRPWM Scaling Considerations
              3. 12.4.2.3.9.5.3 HRPWM Duty Cycle Range Limitation
          10. 12.4.2.3.10 EPWM / HRPWM Functional Register Groups
          11. 12.4.2.3.11 Proper EPWM Interrupt Initialization Procedure
      3. 12.4.3 Enhanced Quadrature Encoder Pulse (EQEP) Module
        1. 12.4.3.1 EQEP Overview
          1. 12.4.3.1.1 EQEP Features
          2. 12.4.3.1.2 EQEP Ports
        2. 12.4.3.2 EQEP Environment
        3. 12.4.3.3 EQEP Functional Description
          1. 12.4.3.3.1 EQEP Inputs
          2. 12.4.3.3.2 EQEP Quadrature Decoder Unit (QDU)
            1. 12.4.3.3.2.1 EQEP Position Counter Input Modes
              1. 12.4.3.3.2.1.1 Quadrature Count Mode
              2. 12.4.3.3.2.1.2 EQEP Direction-count Mode
              3. 12.4.3.3.2.1.3 EQEP Up-Count Mode
              4. 12.4.3.3.2.1.4 EQEP Down-Count Mode
            2. 12.4.3.3.2.2 EQEP Input Polarity Selection
            3. 12.4.3.3.2.3 EQEP Position-Compare Sync Output
          3. 12.4.3.3.3 EQEP Position Counter and Control Unit (PCCU)
            1. 12.4.3.3.3.1 EQEP Position Counter Operating Modes
              1. 12.4.3.3.3.1.1 EQEP Position Counter Reset on Index Event (EQEP_QDEC_QEP_CTL[29-28] PCRM] = 0b00)
              2. 12.4.3.3.3.1.2 EQEP Position Counter Reset on Maximum Position (EQEP_QDEC_QEP_CTL[29-28] PCRM=0b01)
              3. 12.4.3.3.3.1.3 Position Counter Reset on the First Index Event (EQEP_QDEC_QEP_CTL[29-28] PCRM = 0b10)
              4. 12.4.3.3.3.1.4 Position Counter Reset on Unit Time out Event (EQEP_QDEC_QEP_CTL[29-28] PCRM = 0b11)
            2. 12.4.3.3.3.2 EQEP Position Counter Latch
              1. 12.4.3.3.3.2.1 Index Event Latch
              2. 12.4.3.3.3.2.2 EQEP Strobe Event Latch
            3. 12.4.3.3.3.3 EQEP Position Counter Initialization
            4. 12.4.3.3.3.4 EQEP Position-Compare Unit
          4. 12.4.3.3.4 EQEP Edge Capture Unit
          5. 12.4.3.3.5 EQEP Watchdog
          6. 12.4.3.3.6 Unit Timer Base
          7. 12.4.3.3.7 EQEP Interrupt Structure
          8. 12.4.3.3.8 Summary of EQEP Functional Registers
      4. 12.4.4 Controller Area Network (MCAN)
        1. 12.4.4.1 MCAN Overview
          1. 12.4.4.1.1 MCAN Features
          2. 12.4.4.1.2 MCAN Ports
        2. 12.4.4.2 MCAN Environment
        3. 12.4.4.3 MCAN Functional Description
          1. 12.4.4.3.1  Module Clocking Requirements
          2. 12.4.4.3.2  Interrupt and DMA Requests
            1. 12.4.4.3.2.1 Interrupt Requests
            2. 12.4.4.3.2.2 DMA Requests
          3. 12.4.4.3.3  Operating Modes
            1. 12.4.4.3.3.1 Software Initialization
            2. 12.4.4.3.3.2 Normal Operation
            3. 12.4.4.3.3.3 CAN FD Operation
            4. 12.4.4.3.3.4 Transmitter Delay Compensation
              1. 12.4.4.3.3.4.1 Description
              2. 12.4.4.3.3.4.2 Transmitter Delay Compensation Measurement
            5. 12.4.4.3.3.5 Restricted Operation Mode
            6. 12.4.4.3.3.6 Bus Monitoring Mode
            7. 12.4.4.3.3.7 Disabled Automatic Retransmission (DAR) Mode
              1. 12.4.4.3.3.7.1 Frame Transmission in DAR Mode
            8. 12.4.4.3.3.8 Power Down (Sleep Mode)
              1. 12.4.4.3.3.8.1 External Clock Stop Mode
              2. 12.4.4.3.3.8.2 Suspend Mode
              3. 12.4.4.3.3.8.3 Wakeup request
            9. 12.4.4.3.3.9 Test Modes
              1. 12.4.4.3.3.9.1 Internal Loopback Mode
          4. 12.4.4.3.4  Timestamp Generation
            1. 12.4.4.3.4.1 External Timestamp Counter
          5. 12.4.4.3.5  Timeout Counter
          6. 12.4.4.3.6  ECC Support
            1. 12.4.4.3.6.1 ECC Wrapper
            2. 12.4.4.3.6.2 ECC Aggregator
          7. 12.4.4.3.7  Rx Handling
            1. 12.4.4.3.7.1 Acceptance Filtering
              1. 12.4.4.3.7.1.1 Range Filter
              2. 12.4.4.3.7.1.2 Filter for specific IDs
              3. 12.4.4.3.7.1.3 Classic Bit Mask Filter
              4. 12.4.4.3.7.1.4 Standard Message ID Filtering
              5. 12.4.4.3.7.1.5 Extended Message ID Filtering
            2. 12.4.4.3.7.2 Rx FIFOs
              1. 12.4.4.3.7.2.1 Rx FIFO Blocking Mode
              2. 12.4.4.3.7.2.2 Rx FIFO Overwrite Mode
            3. 12.4.4.3.7.3 Dedicated Rx Buffers
              1. 12.4.4.3.7.3.1 Rx Buffer Handling
            4. 12.4.4.3.7.4 Debug on CAN Support
          8. 12.4.4.3.8  Tx Handling
            1. 12.4.4.3.8.1 Transmit Pause
            2. 12.4.4.3.8.2 Dedicated Tx Buffers
            3. 12.4.4.3.8.3 Tx FIFO
            4. 12.4.4.3.8.4 Tx Queue
            5. 12.4.4.3.8.5 Mixed Dedicated Tx Buffers/Tx FIFO
            6. 12.4.4.3.8.6 Mixed Dedicated Tx Buffers/Tx Queue
            7. 12.4.4.3.8.7 Transmit Cancellation
            8. 12.4.4.3.8.8 Tx Event Handling
          9. 12.4.4.3.9  FIFO Acknowledge Handling
          10. 12.4.4.3.10 Message RAM
            1. 12.4.4.3.10.1 Message RAM Configuration
            2. 12.4.4.3.10.2 Rx Buffer and FIFO Element
            3. 12.4.4.3.10.3 Tx Buffer Element
            4. 12.4.4.3.10.4 Tx Event FIFO Element
            5. 12.4.4.3.10.5 Standard Message ID Filter Element
            6. 12.4.4.3.10.6 Extended Message ID Filter Element
    5. 12.5  Audio Interfaces
      1. 12.5.1 Audio Tracking Logic (ATL)
        1. 12.5.1.1 ATL Overview
          1. 12.5.1.1.1 ATL Features Overview
          2. 12.5.1.1.2 ATL Ports
      2. 12.5.2 Multichannel Audio Serial Port (MCASP)
        1. 12.5.2.1 MCASP Overview
          1. 12.5.2.1.1 MCASP Features
          2. 12.5.2.1.2 MCASP Ports
        2. 12.5.2.2 MCASP Environment
        3. 12.5.2.3 MCASP Functional Description
          1. 12.5.2.3.1  MCASP Block Diagram
          2. 12.5.2.3.2  MCASP Clock and Frame-Sync Configurations
            1. 12.5.2.3.2.1 MCASP Transmit Clock
            2. 12.5.2.3.2.2 MCASP Receive Clock
            3. 12.5.2.3.2.3 Frame-Sync Generator
            4. 12.5.2.3.2.4 Synchronous and Asynchronous Transmit and Receive Operations
          3. 12.5.2.3.3  MCASP Frame Sync Feedback for Cross Synchronization
          4. 12.5.2.3.4  MCASP Serializers
          5. 12.5.2.3.5  MCASP Format Units
            1. 12.5.2.3.5.1 Transmit Format Unit
              1. 12.5.2.3.5.1.1 TDM Mode Transmission Data Alignment Settings
              2. 12.5.2.3.5.1.2 DIT Mode Transmission Data Alignment Settings
            2. 12.5.2.3.5.2 Receive Format Unit
              1. 12.5.2.3.5.2.1 TDM Mode Reception Data Alignment Settings
          6. 12.5.2.3.6  MCASP State-Machines
          7. 12.5.2.3.7  MCASP TDM Sequencers
          8. 12.5.2.3.8  MCASP Software Reset
          9. 12.5.2.3.9  MCASP Power Management
          10. 12.5.2.3.10 MCASP Transfer Modes
            1. 12.5.2.3.10.1 Burst Transfer Mode
            2. 12.5.2.3.10.2 Time-Division Multiplexed (TDM) Transfer Mode
              1. 12.5.2.3.10.2.1 TDM Time Slots Generation and Processing
              2. 12.5.2.3.10.2.2 Special 384-Slot TDM Mode for Connection to External DIR
            3. 12.5.2.3.10.3 DIT Transfer Mode
              1. 12.5.2.3.10.3.1 Transmit DIT Encoding
              2. 12.5.2.3.10.3.2 Transmit DIT Clock and Frame-Sync Generation
              3. 12.5.2.3.10.3.3 DIT Channel Status and User Data Register Files
          11. 12.5.2.3.11 MCASP Data Transmission and Reception
            1. 12.5.2.3.11.1 Data Ready Status and Event/Interrupt Generation
              1. 12.5.2.3.11.1.1 Transmit Data Ready
              2. 12.5.2.3.11.1.2 Receive Data Ready
              3. 12.5.2.3.11.1.3 Transfers Through the Data Port (DATA)
              4. 12.5.2.3.11.1.4 Transfers Through the Configuration Bus (CFG)
              5. 12.5.2.3.11.1.5 Using a Device CPU for MCASP Servicing
              6. 12.5.2.3.11.1.6 Using the DMA for MCASP Servicing
          12. 12.5.2.3.12 MCASP Audio FIFO (AFIFO)
            1. 12.5.2.3.12.1 AFIFO Data Transmission
              1. 12.5.2.3.12.1.1 Transmit DMA Event Pacer
            2. 12.5.2.3.12.2 AFIFO Data Reception
              1. 12.5.2.3.12.2.1 Receive DMA Event Pacer
            3. 12.5.2.3.12.3 Arbitration Between Transmit and Receive DMA Requests
          13. 12.5.2.3.13 MCASP Events and Interrupt Requests
            1. 12.5.2.3.13.1 Transmit Data Ready Event and Interrupt
            2. 12.5.2.3.13.2 Receive Data Ready Event and Interrupt
            3. 12.5.2.3.13.3 Error Interrupt
            4. 12.5.2.3.13.4 Multiple Interrupts
          14. 12.5.2.3.14 MCASP DMA Requests
          15. 12.5.2.3.15 MCASP Loopback Modes
            1. 12.5.2.3.15.1 Loopback Mode Configurations
          16. 12.5.2.3.16 MCASP Error Reporting
            1. 12.5.2.3.16.1 Buffer Underrun Error -Transmitter
            2. 12.5.2.3.16.2 Buffer Overrun Error-Receiver
            3. 12.5.2.3.16.3 DATA Port Error - Transmitter
            4. 12.5.2.3.16.4 DATA Port Error - Receiver
            5. 12.5.2.3.16.5 Unexpected Frame Sync Error
            6. 12.5.2.3.16.6 Clock Failure Detection
              1. 12.5.2.3.16.6.1 Clock Failure Check Startup
              2. 12.5.2.3.16.6.2 Transmit Clock Failure Check and Recovery
              3. 12.5.2.3.16.6.3 Receive Clock Failure Check and Recovery
        4. 12.5.2.4 MCASP Programming Guide
          1. 12.5.2.4.1 MCASP Operational Modes Configuration
            1. 12.5.2.4.1.1 MCASP Transmission Modes
              1. 12.5.2.4.1.1.1 Main Sequence – MCASP DIT- /TDM- Polling Transmission Method
              2. 12.5.2.4.1.1.2 Main Sequence – MCASP DIT- /TDM - Interrupt Transmission Method
              3. 12.5.2.4.1.1.3 Main Sequence –MCASP DIT- /TDM - Mode DMA Transmission Method
            2. 12.5.2.4.1.2 MCASP Reception Modes
              1. 12.5.2.4.1.2.1 Main Sequence – MCASP Polling Reception Method
              2. 12.5.2.4.1.2.2 Main Sequence – MCASP TDM - Interrupt Reception Method
              3. 12.5.2.4.1.2.3 Main Sequence – MCASP TDM - Mode DMA Reception Method
            3. 12.5.2.4.1.3 MCASP Event Servicing
              1. 12.5.2.4.1.3.1 MCASP DIT-/TDM- Transmit Interrupt Events Servicing
              2. 12.5.2.4.1.3.2 MCASP TDM- Receive Interrupt Events Servicing
              3. 12.5.2.4.1.3.3 Subsequence – MCASP DIT-/TDM -Modes Transmit Error Handling
              4. 12.5.2.4.1.3.4 Subsequence – MCASP Receive Error Handling
    6. 12.6  Display Subsystem (DSS) and Peripherals
      1. 12.6.1 DSS Overview
        1. 12.6.1.1 DSS Features
        2. 12.6.1.2 DSS Ports
      2. 12.6.2 DSS Environment
      3. 12.6.3 Display Subsystem Controller (DISPC) with Frame Buffer Decompression Core (FBDC)
        1. 12.6.3.1  DISPC Overview
        2. 12.6.3.2  DISPC Clocks
        3. 12.6.3.3  DISPC Resets
        4. 12.6.3.4  DISPC Power Management
        5. 12.6.3.5  DISPC Interrupt Requests
        6. 12.6.3.6  DISPC DMA Controller
          1. 12.6.3.6.1  DISPC DMA Addressing and Bursts
          2. 12.6.3.6.2  DISPC Read DMA Buffers
          3. 12.6.3.6.3  DISPC Write DMA Buffer
          4. 12.6.3.6.4  DISPC Flip/Mirror Support
          5. 12.6.3.6.5  DISPC DMA Predecimation
          6. 12.6.3.6.6  DISPC DMA Buffer Sharing
          7. 12.6.3.6.7  DISPC DMA MFLAG Mechanism
          8. 12.6.3.6.8  DISPC DMA Priority Requests Control
          9. 12.6.3.6.9  DISPC DMA Arbitration
          10. 12.6.3.6.10 DISPC DMA Ultra-Low Power Mode
          11. 12.6.3.6.11 DISPC Compressed Data Format Support
            1. 12.6.3.6.11.1 FBDC Tile Request
            2. 12.6.3.6.11.2 FBDC Source Cropping
        7. 12.6.3.7  DISPC Pixel Data Formats
        8. 12.6.3.8  DISPC Video Pipeline
          1. 12.6.3.8.1 DISPC VID Replication Logic
          2. 12.6.3.8.2 DISPC VID VC-1 Range Mapping Unit
          3. 12.6.3.8.3 DISPC VID Color Look-Up Table (CLUT)
          4. 12.6.3.8.4 DISPC VID Chrominance Resampling
            1. 12.6.3.8.4.1 Chrominance Resampling for VID Pipeline
            2. 12.6.3.8.4.2 Chrominance Resampling for VIDL Pipeline
          5. 12.6.3.8.5 DISPC VID Scaler Unit
          6. 12.6.3.8.6 DISPC VID Color Space Conversion YUV to RGB
          7. 12.6.3.8.7 DISPC VID Brightness/Contrast/Saturation/Hue Control
          8. 12.6.3.8.8 DISPC VID Luma Key Support
          9. 12.6.3.8.9 DISPC VID Cropping Support
        9. 12.6.3.9  DISPC Write-Back Pipeline
          1. 12.6.3.9.1 DISPC WB Color Space Conversion RGB to YUV
          2. 12.6.3.9.2 DISPC WB Scaler Unit
        10. 12.6.3.10 DISPC Overlay Manager
          1. 12.6.3.10.1 DISPC Overlay Input Selector
          2. 12.6.3.10.2 DISPC Overlay Mechanism
            1. 12.6.3.10.2.1 Overlay Alpha Blender
            2. 12.6.3.10.2.2 Overlay Transparency Color Keys
          3. 12.6.3.10.3 Overlay 3D Support
          4. 12.6.3.10.4 Overlay Color Bar Insertion
        11. 12.6.3.11 DISPC Video Port Output
          1. 12.6.3.11.1 DISPC VP Gamma Correction Unit
          2. 12.6.3.11.2 DISPC VP Color Phase Rotation Unit
          3. 12.6.3.11.3 DISPC VP Color Space Conversion - RGB to YUV
          4. 12.6.3.11.4 DISPC VP BT.656 and BT.1120 Modes
            1. 12.6.3.11.4.1 DISPC BT Mode Blanking
            2. 12.6.3.11.4.2 DISPC BT Mode EAV and SAV
          5. 12.6.3.11.5 DISPC VP Spatial/Temporal Dithering
          6. 12.6.3.11.6 DISPC VP Multiple Cycle Output Format (TDM)
          7. 12.6.3.11.7 DISPC VP Stall Mode
          8. 12.6.3.11.8 DISPC VP Timing Generator and Display Panel Settings
          9. 12.6.3.11.9 DISPC VP Merge-Split-Sync (MSS) Module
            1. 12.6.3.11.9.1 MSS Clocking Scheme
            2. 12.6.3.11.9.2 MSS Merge with Scaling
        12. 12.6.3.12 DISPC Internal Diagnostic Features
          1. 12.6.3.12.1 Internal Diagnostic Check Regions
          2. 12.6.3.12.2 Internal Diagnostic Signature Generator Using MISR
          3. 12.6.3.12.3 Internal Diagnostic Checks
          4. 12.6.3.12.4 Internal Diagnostic Check Limitations
        13. 12.6.3.13 DISPC Security Management
          1. 12.6.3.13.1 Security Implementation
          2. 12.6.3.13.2 Secure Mode Configuration
        14. 12.6.3.14 DISPC Resources Sharing
          1. 12.6.3.14.1 Register Region per Sub-component
          2. 12.6.3.14.2 Interrupt Duplication
          3. 12.6.3.14.3 Independent Context Update for Pipelines
          4. 12.6.3.14.4 CHANNELID Support
        15. 12.6.3.15 DISPC Shadow Mechanism for Registers
      4. 12.6.4 MIPI Display Serial Interface (DSI) Controller
        1. 12.6.4.1 DSI Block Diagram
        2. 12.6.4.2 DSI Clocking
        3. 12.6.4.3 DSI Reset
        4. 12.6.4.4 DSI Power Management
        5. 12.6.4.5 DSI Interrupts
        6. 12.6.4.6 DSI Internal Interfaces
          1. 12.6.4.6.1 Video Input Interfaces
            1. 12.6.4.6.1.1 Pixel Mapping
          2. 12.6.4.6.2 DPI (Pixel Stream Interface)
            1. 12.6.4.6.2.1 Signals
          3. 12.6.4.6.3 SDI (Serial Data Interface)
            1. 12.6.4.6.3.1 Secure Display Support
        7. 12.6.4.7 DSI Programming Guide
          1. 12.6.4.7.1  Application Guidelines
            1. 12.6.4.7.1.1 Overview of a Display Subsystem
            2. 12.6.4.7.1.2 D-PHY And DSI Configuration
            3. 12.6.4.7.1.3 DSI Controller Initialization
            4. 12.6.4.7.1.4 Panel Configuration Using Command Mode
            5. 12.6.4.7.1.5 VIDEO Interface Configuration
          2. 12.6.4.7.2  Application Considerations
            1. 12.6.4.7.2.1 D-PHY Timings Control
            2. 12.6.4.7.2.2 Control Block
            3. 12.6.4.7.2.3 Video Coherency
          3. 12.6.4.7.3  Start-up Procedure
          4. 12.6.4.7.4  Interrupt Management
            1. 12.6.4.7.4.1 Error and Status Registers
            2. 12.6.4.7.4.2 Interrupt Management for Direct Command Registers
          5. 12.6.4.7.5  Direct Command Usage
            1. 12.6.4.7.5.1 Trigger Mapping Information
            2. 12.6.4.7.5.2 Command Mode Settings
            3. 12.6.4.7.5.3 Bus Turnaround Sequence
            4. 12.6.4.7.5.4 Tearing Effect Control
            5. 12.6.4.7.5.5 Tearing Effect Control on Panels with Frame Buffer
            6. 12.6.4.7.5.6 Return Path Operation
            7. 12.6.4.7.5.7 EoT Packet Management
            8. 12.6.4.7.5.8 ECC Correction
            9. 12.6.4.7.5.9 LP Transmission and BTA
          6. 12.6.4.7.6  Low-power Management
          7. 12.6.4.7.7  Video Mode Settings
            1. 12.6.4.7.7.1 Video Stream Presentation
            2. 12.6.4.7.7.2 Video Stream Settings (VSG)
            3. 12.6.4.7.7.3 VCA Configuration
            4. 12.6.4.7.7.4 TVG Configuration
          8. 12.6.4.7.8  DPI To DSI Programming
            1. 12.6.4.7.8.1 DSI and DPHY Operation
            2. 12.6.4.7.8.2 Pixel Clock to TX_BYTE_CLK Variation
            3. 12.6.4.7.8.3 LP Operation
            4. 12.6.4.7.8.4 DPI Interface Burst Operation
          9. 12.6.4.7.9  Programming the DSITX Controller to Match the Incoming DPI Stream
            1. 12.6.4.7.9.1 Vertical Timing
            2. 12.6.4.7.9.2 Horizontal Timing for Non-Burst Mode with Sync Pulses
            3. 12.6.4.7.9.3 Event Mode Horizontal Timing
            4. 12.6.4.7.9.4 Burst Event Mode Horizontal Timing
            5. 12.6.4.7.9.5 Burst Mode Operation
            6. 12.6.4.7.9.6 Example Configurations
            7. 12.6.4.7.9.7 Stereoscopic Video Support
          10. 12.6.4.7.10 DSITX Video Stream Variable Refresh
      5. 12.6.5 Embedded DisplayPort (еDP) Transmitter
        1. 12.6.5.1 EDP Block Diagram
        2. 12.6.5.2 EDP Wrapper Functions
          1. 12.6.5.2.1 Video Stream Clock/Data Muxing
          2. 12.6.5.2.2 Secure Video Content Protection
          3. 12.6.5.2.3 DPI_DATA Input Pixel Format Supported
          4. 12.6.5.2.4 Audio Input Interface
            1. 12.6.5.2.4.1 Audio I2S Signals/Timing
            2. 12.6.5.2.4.2 Audio I2S Clock Frequency
        3. 12.6.5.3 EDP Transmitter Controller Subsystem (MHDPTX_TOP)
          1. 12.6.5.3.1 Display Stream Compression Encoder (DSC)
            1. 12.6.5.3.1.1 DSC Encoder Features
            2. 12.6.5.3.1.2 Usage Models for EDP
          2. 12.6.5.3.2 Display Port Transmitter Controller (MHDPTX Controller)
            1. 12.6.5.3.2.1 EDP Transmitter Controller Mode Configurations
        4. 12.6.5.4 EDP AUX_PHY Interface
        5. 12.6.5.5 EDP Clocks
          1. 12.6.5.5.1 Clock Diagram
            1. 12.6.5.5.1.1 DPI Interface Clock Sourcing
            2. 12.6.5.5.1.2 Memory Clock Gating
            3. 12.6.5.5.1.3 PHY Clock Connections
          2. 12.6.5.5.2 Clock Groups
        6. 12.6.5.6 EDP Resets
        7. 12.6.5.7 EDP Interrupt Requests
          1. 12.6.5.7.1 EDP_INTR Interrupt Description
          2. 12.6.5.7.2 EDP_INTR_ASF Interrupt Description
        8. 12.6.5.8 EDP Embedded Memories
          1. 12.6.5.8.1 MHDPTX Controller Memories
          2. 12.6.5.8.2 DSC Memories
          3. 12.6.5.8.3 ECC Aggregation
        9. 12.6.5.9 EDP Programmer's Guide
          1. 12.6.5.9.1 EDP Controller Programming
            1. 12.6.5.9.1.1  MHDPTX Register/Memory Regions
            2. 12.6.5.9.1.2  Boot Sequence
            3. 12.6.5.9.1.3  Setting Core Clock Frequency
            4. 12.6.5.9.1.4  Loading Firmware
            5. 12.6.5.9.1.5  FW Running indication
            6. 12.6.5.9.1.6  Software Events Handling
            7. 12.6.5.9.1.7  DisplayPort Source (TX) Sequence
            8. 12.6.5.9.1.8  HDCP
              1. 12.6.5.9.1.8.1 Embedded HDCP Crypto
              2. 12.6.5.9.1.8.2 Additional Security Features
                1. 12.6.5.9.1.8.2.1 KM-Key Encryption
                2. 12.6.5.9.1.8.2.2 Cyphertext Stealing
            9. 12.6.5.9.1.9  HD Display TX Controller
              1. 12.6.5.9.1.9.1 Info-Frame Handling
                1. 12.6.5.9.1.9.1.1 EDID Handling
                2. 12.6.5.9.1.9.1.2 Audio Control
                3. 12.6.5.9.1.9.1.3 Video Control
            10. 12.6.5.9.1.10 DPTX TX Controller
              1. 12.6.5.9.1.10.1 Protocol over Auxiliary
              2. 12.6.5.9.1.10.2 PHY (Physical layer) Handling
          2. 12.6.5.9.2 EDP PHY Wrapper Initialization
          3. 12.6.5.9.3 EDP PHY Programming
    7. 12.7  Camera Subsystem
      1. 12.7.1 Camera Streaming Interface Receiver (CSI_RX_IF)
        1. 12.7.1.1 CSI_RX_IF Overview
          1. 12.7.1.1.1 CSI_RX_IF Features
          2. 12.7.1.1.2 CSI_RX_IF Ports
        2. 12.7.1.2 CSI_RX_IF Environment
        3. 12.7.1.3 CSI_RX_IF Functional Description
          1. 12.7.1.3.1 CSI_RX_IF Block Diagram
          2. 12.7.1.3.2 CSI_RX_IF Hardware and Software Reset
          3. 12.7.1.3.3 CSI_RX_IF Clock Configuration
          4. 12.7.1.3.4 CSI_RX_IF Interrupt Events
          5. 12.7.1.3.5 CSI_RX_IF Data Memory Organization Details
          6. 12.7.1.3.6 CSI_RX_IF PSI_L (DMA) Interface
            1. 12.7.1.3.6.1 PSI_L DMA framing
            2. 12.7.1.3.6.2 PSI_L DMA error handling due to FIFO overflow
          7. 12.7.1.3.7 CSI_RX_IF ECC Protection Support
          8. 12.7.1.3.8 CSI_RX_IF Programming Guide
            1. 12.7.1.3.8.1  Overview
            2. 12.7.1.3.8.2  Controller Configuration
            3. 12.7.1.3.8.3  Power on Configuration
            4. 12.7.1.3.8.4  Stream Start and Stop
            5. 12.7.1.3.8.5  Error Control With Soft Resets
            6. 12.7.1.3.8.6  Stream Error Detected – No Error Bypass Mode
            7. 12.7.1.3.8.7  Stream Error Detected – Error Bypass Mode
            8. 12.7.1.3.8.8  Stream Error Detected – Soft Reset Recovery
            9. 12.7.1.3.8.9  Stream Monitor Configuration
            10. 12.7.1.3.8.10 Stream Monitor Frame Capture Control
            11. 12.7.1.3.8.11 Stream Monitor Timer interrupt
            12. 12.7.1.3.8.12 Stream Monitor Line/Byte Counters Interrupt
            13. 12.7.1.3.8.13 Example Controller Programming Sequence (Single Stream Operation)
            14. 12.7.1.3.8.14 CSI_RX_IF Programming Restrictions
            15. 12.7.1.3.8.15 CSI_RX_IF Real-time operating requirements
      2. 12.7.2 MIPI D-PHY Receiver (DPHY_RX)
        1. 12.7.2.1 DPHY_RX Overview
          1. 12.7.2.1.1 DPHY_RX Features
          2. 12.7.2.1.2 DPHY_RX Ports
            1. 12.7.2.1.2.1 DPHY_RX Integration in MAIN Domain
        2. 12.7.2.2 DPHY_RX Environment
        3. 12.7.2.3 DPHY_RX Functional Description
          1. 12.7.2.3.1 DPHY_RX Programming Guide
            1. 12.7.2.3.1.1 Overview
            2. 12.7.2.3.1.2 Initial Configuration Programming
              1. 12.7.2.3.1.2.1 Start-up Sequence Timing Diagram
            3. 12.7.2.3.1.3 Common Configuration
            4. 12.7.2.3.1.4 Lane Configuration
            5. 12.7.2.3.1.5 Procedure: Clock Lane Low Power Analog Receiver Functions Test
              1. 12.7.2.3.1.5.1 Description of Procedure
              2. 12.7.2.3.1.5.2 Details of the Procedure
            6. 12.7.2.3.1.6 Procedure: Data Lane Low Power Analog Receiver Functions Test
              1. 12.7.2.3.1.6.1 Description of Procedure
              2. 12.7.2.3.1.6.2 Details of the Procedure
            7. 12.7.2.3.1.7 Procedure: Clock and Data Lane High Speed Receiver BIST Functions Test
              1. 12.7.2.3.1.7.1 Description of Procedure
              2. 12.7.2.3.1.7.2 Details of the Procedure
      3. 12.7.3 Camera Streaming Interface Transmitter (CSI_TX_IF)
        1. 12.7.3.1 CSI_TX_IF Overview
          1. 12.7.3.1.1 CSI_TX_IF Ports
        2. 12.7.3.2 CSI_TX_IF Features
          1. 12.7.3.2.1 CSI_TX_IF Legacy Compatibility
        3. 12.7.3.3 CSI_TX_IF Environment
        4. 12.7.3.4 CSI_TX_IF Functional Description
          1. 12.7.3.4.1 CSI_TX_IF Block Diagram
          2. 12.7.3.4.2 CSI_TX_IF Hardware and Software Reset
          3. 12.7.3.4.3 CSI_TX_IF Clock Configuration
          4. 12.7.3.4.4 CSI_TX_IF Interrupt Events
          5. 12.7.3.4.5 CSI_TX_IF Data Memory Organization Details
          6. 12.7.3.4.6 CSI_TX_IF PSI_L (DMA) Interface
          7. 12.7.3.4.7 CSI_TX_IF ECC Protection Support
        5. 12.7.3.5 CSI_TX_IF Programming Guide
          1. 12.7.3.5.1  CSI_TX_IF Programming (Configuration Mode)
          2. 12.7.3.5.2  CSI_TX_IF System Initialization Programming
          3. 12.7.3.5.3  CSI_TX_IF Lane Control Programming
          4. 12.7.3.5.4  CSI_TX_IF Virtual Channel and Data Type Management
            1. 12.7.3.5.4.1 CSI_TX_IF Data Type Interleaving
            2. 12.7.3.5.4.2 CSI_TX_IF Data Type Interleaving with Multiple Interfaces
            3. 12.7.3.5.4.3 CSI_TX_IF Virtual Channel Interleaving
            4. 12.7.3.5.4.4 CSI_TX_IF Virtual Channel and Data Type Interleaving
          5. 12.7.3.5.5  CSI_TX_IF Line Control
            1. 12.7.3.5.5.1 CSI_TX_IF Line Control Arbitration
          6. 12.7.3.5.6  CSI_TX_IF Lane Manager FSM
          7. 12.7.3.5.7  CSI_TX_IF Data Lane Control FSM
          8. 12.7.3.5.8  CSI_TX_IF Application Examples
            1. 12.7.3.5.8.1 CSI_TX_IF D-PHY Control and Configuration
            2. 12.7.3.5.8.2 CSI_TX_IF Clock and Data Lane Enable
            3. 12.7.3.5.8.3 CSI_TX_IF DP/DN Signal Swap
          9. 12.7.3.5.9  CSI_TX_IF DPHY_TX Status
          10. 12.7.3.5.10 CSI_TX_IF ULPS Operation
          11. 12.7.3.5.11 CSI_TX_IF System Frame Rate Measurement
          12. 12.7.3.5.12 CSI_TX_IF Configuration for PSI_L
          13. 12.7.3.5.13 CSI_TX_IF Configuration for Color Bar
          14. 12.7.3.5.14 CSI_TX_IF Error Recovery
          15. 12.7.3.5.15 CSI_TX_IF Power up/down Sequence
    8. 12.8  Shared MIPI D-PHY Transmitter (DPHY_TX)
      1. 12.8.1 DPHY_TX Subsystem Overview
        1. 12.8.1.1 DPHY_TX Features
        2. 12.8.1.2 DPHY_TX Ports
      2. 12.8.2 DPHY_TX Environment
    9. 12.9  Timer Modules
      1. 12.9.1 Global Timebase Counter (GTC)
        1. 12.9.1.1 GTC Overview
          1. 12.9.1.1.1 GTC Features
          2. 12.9.1.1.2 GTC Ports
        2. 12.9.1.2 GTC Functional Description
          1. 12.9.1.2.1 GTC Block Diagram
          2. 12.9.1.2.2 GTC Counter
          3. 12.9.1.2.3 GTC Gray Encoder
          4. 12.9.1.2.4 GTC Push Event Generation
          5. 12.9.1.2.5 GTC Register Partitioning
      2. 12.9.2 Windowed Watchdog Timer (WWDT)
        1. 12.9.2.1 RTI Overview
          1. 12.9.2.1.1 RTI Features
          2. 12.9.2.1.2 RTI Ports
        2. 12.9.2.2 RTI Functional Description
          1. 12.9.2.2.1 RTI Counter Operation
          2. 12.9.2.2.2 RTI Digital Watchdog
          3. 12.9.2.2.3 RTI Digital Windowed Watchdog
          4. 12.9.2.2.4 RTI Low Power Mode Operation
          5. 12.9.2.2.5 RTI Debug Mode Behavior
      3. 12.9.3 Timers
        1. 12.9.3.1 Timers Overview
          1. 12.9.3.1.1 Timers Features
          2. 12.9.3.1.2 Timers Ports
        2. 12.9.3.2 Timers Environment
        3. 12.9.3.3 Timers Functional Description
          1. 12.9.3.3.1  Timer Block Diagram
          2. 12.9.3.3.2  Timer Power Management
            1. 12.9.3.3.2.1 Wake-Up Capability
          3. 12.9.3.3.3  Timer Software Reset
          4. 12.9.3.3.4  Timer Interrupts
          5. 12.9.3.3.5  Timer Mode Functionality
            1. 12.9.3.3.5.1 1-ms Tick Generation
          6. 12.9.3.3.6  Timer Capture Mode Functionality
          7. 12.9.3.3.7  Timer Compare Mode Functionality
          8. 12.9.3.3.8  Timer Prescaler Functionality
          9. 12.9.3.3.9  Timer Pulse-Width Modulation
          10. 12.9.3.3.10 Timer Counting Rate
          11. 12.9.3.3.11 Timer Under Emulation
          12. 12.9.3.3.12 Accessing Timer Registers
            1. 12.9.3.3.12.1 Writing to Timer Registers
              1. 12.9.3.3.12.1.1 Write Posting Synchronization Mode
              2. 12.9.3.3.12.1.2 Write Nonposting Synchronization Mode
            2. 12.9.3.3.12.2 Reading From Timer Counter Registers
              1. 12.9.3.3.12.2.1 Read Posted
              2. 12.9.3.3.12.2.2 Read Non-Posted
          13. 12.9.3.3.13 Timer Posted Mode Selection
        4. 12.9.3.4 Timers Low-Level Programming Models
          1. 12.9.3.4.1 Timer Operational Mode Configuration
            1. 12.9.3.4.1.1 Timer Mode
              1. 12.9.3.4.1.1.1 Main Sequence – Timer Mode Configuration
            2. 12.9.3.4.1.2 Timer Compare Mode
              1. 12.9.3.4.1.2.1 Main Sequence – Timer Compare Mode Configuration
            3. 12.9.3.4.1.3 Timer Capture Mode
              1. 12.9.3.4.1.3.1 Main Sequence – Timer Capture Mode Configuration
              2. 12.9.3.4.1.3.2 Subsequence – Initialize Capture Mode
              3. 12.9.3.4.1.3.3 Subsequence – Detect Event
            4. 12.9.3.4.1.4 Timer PWM Mode
              1. 12.9.3.4.1.4.1 Main Sequence – Timer PWM Mode Configuration
    10. 12.10 Internal Diagnostics Modules
      1. 12.10.1 Dual Clock Comparator (DCC)
        1. 12.10.1.1 DCC Overview
          1. 12.10.1.1.1 DCC Features
          2. 12.10.1.1.2 DCC Ports
        2. 12.10.1.2 DCC Functional Description
          1. 12.10.1.2.1 DCC Counter Operation
          2. 12.10.1.2.2 DCC Low Power Mode Operation
          3. 12.10.1.2.3 DCC Suspend Mode Behavior
          4. 12.10.1.2.4 DCC Single-Shot Mode
          5. 12.10.1.2.5 DCC Continuous mode
            1. 12.10.1.2.5.1 DCC Continue on Error
            2. 12.10.1.2.5.2 DCC Error Count
          6. 12.10.1.2.6 DCC Control and count hand-off across clock domains
          7. 12.10.1.2.7 DCC Error Trajectory record
            1. 12.10.1.2.7.1 DCC FIFO capturing for Errors
            2. 12.10.1.2.7.2 DCC FIFO in continuous capture mode
            3. 12.10.1.2.7.3 DCC FIFO Details
            4. 12.10.1.2.7.4 DCC FIFO Debug mode behavior
          8. 12.10.1.2.8 DCC Count read registers
      2. 12.10.2 Error Signaling Module (ESM)
        1. 12.10.2.1 ESM Overview
          1. 12.10.2.1.1 ESM Features
          2. 12.10.2.1.2 ESM Ports
        2. 12.10.2.2 ESM Environment
        3. 12.10.2.3 ESM Functional Description
          1. 12.10.2.3.1 ESM Interrupt Requests
            1. 12.10.2.3.1.1 ESM Configuration Error Interrupt
            2. 12.10.2.3.1.2 ESM Low Priority Error Interrupt
              1. 12.10.2.3.1.2.1 ESM Low Priority Error Level Event
              2. 12.10.2.3.1.2.2 ESM Low Priority Error Pulse Event
            3. 12.10.2.3.1.3 ESM High Priority Error Interrupt
              1. 12.10.2.3.1.3.1 ESM High Priority Error Level Event
              2. 12.10.2.3.1.3.2 ESM High Priority Error Pulse Event
          2. 12.10.2.3.2 ESM Error Event Inputs
          3. 12.10.2.3.3 ESM Error Pin Output
          4. 12.10.2.3.4 PWM Mode
          5. 12.10.2.3.5 ESM Minimum Time Interval
          6. 12.10.2.3.6 ESM Protection for Registers
          7. 12.10.2.3.7 ESM Clock Stop
      3. 12.10.3 Memory Cyclic Redundancy Check (MCRC) Controller
        1. 12.10.3.1 MCRC Overview
          1. 12.10.3.1.1 MCRC Features
          2. 12.10.3.1.2 MCRC Ports
        2. 12.10.3.2 MCRC Functional Description
          1. 12.10.3.2.1  MCRC Block Diagram
          2. 12.10.3.2.2  MCRC General Operation
          3. 12.10.3.2.3  MCRC Modes of Operation
            1. 12.10.3.2.3.1 AUTO Mode
            2. 12.10.3.2.3.2 Semi-CPU Mode
            3. 12.10.3.2.3.3 Full-CPU Mode
          4. 12.10.3.2.4  PSA Signature Register
          5. 12.10.3.2.5  PSA Sector Signature Register
          6. 12.10.3.2.6  CRC Value Register
          7. 12.10.3.2.7  Raw Data Register
          8. 12.10.3.2.8  Example DMA Controller Setup
            1. 12.10.3.2.8.1 AUTO Mode Using Hardware Timer Trigger
            2. 12.10.3.2.8.2 AUTO Mode Using Software Trigger
            3. 12.10.3.2.8.3 Semi-CPU Mode Using Hardware Timer Trigger
          9. 12.10.3.2.9  Pattern Count Register
          10. 12.10.3.2.10 Sector Count Register/Current Sector Register
          11. 12.10.3.2.11 Interrupts
            1. 12.10.3.2.11.1 Compression Complete Interrupt
            2. 12.10.3.2.11.2 CRC Fail Interrupt
            3. 12.10.3.2.11.3 Overrun Interrupt
            4. 12.10.3.2.11.4 Underrun Interrupt
            5. 12.10.3.2.11.5 Timeout Interrupt
            6. 12.10.3.2.11.6 Interrupt Offset Register
            7. 12.10.3.2.11.7 Error Handling
          12. 12.10.3.2.12 Power Down Mode
          13. 12.10.3.2.13 Emulation
        3. 12.10.3.3 MCRC Programming Examples
          1. 12.10.3.3.1 Example: Auto Mode Using Time Based Event Triggering
            1. 12.10.3.3.1.1 DMA Setup
            2. 12.10.3.3.1.2 Timer Setup
            3. 12.10.3.3.1.3 CRC Setup
          2. 12.10.3.3.2 Example: Auto Mode Without Using Time Based Triggering
            1. 12.10.3.3.2.1 DMA Setup
            2. 12.10.3.3.2.2 CRC Setup
          3. 12.10.3.3.3 Example: Semi-CPU Mode
            1. 12.10.3.3.3.1 DMA Setup
            2. 12.10.3.3.3.2 Timer Setup
            3. 12.10.3.3.3.3 CRC Setup
          4. 12.10.3.3.4 Example: Full-CPU Mode
            1. 12.10.3.3.4.1 CRC Setup
      4. 12.10.4 ECC Aggregator
        1. 12.10.4.1 ECC Aggregator Overview
          1. 12.10.4.1.1 ECC Aggregator Features
          2. 12.10.4.1.2 ECC Aggregator Ports
        2. 12.10.4.2 ECC Aggregator Functional Description
          1. 12.10.4.2.1 ECC Aggregator Block Diagram
          2. 12.10.4.2.2 ECC Aggregator Register Groups
          3. 12.10.4.2.3 Read Access to the ECC Control and Status Registers
          4. 12.10.4.2.4 Serial Write Operation
          5. 12.10.4.2.5 Interrupts
          6. 12.10.4.2.6 Inject Only Mode
        3. 12.10.4.3 ECC Aggregator Configurations
          1.        3807
          2.        3808
          3.        3809
          4.        3810
          5.        3811
          6.        3812
          7.        3813
          8.        3814
          9.        3815
          10.        3816
          11.        3817
          12.        3818
          13.        3819
          14.        3820
          15.        3821
          16.        3822
          17.        3823
          18.        3824
          19.        3825
          20.        3826
          21.        3827
          22.        3828
          23.        3829
          24.        3830
          25.        3831
          26.        3832
          27.        3833
          28.        3834
          29.        3835
          30.        3836
          31.        3837
          32.        3838
          33.        3839
          34.        3840
          35.        3841
          36.        3842
          37.        3843
          38.        3844
          39.        3845
          40.        3846
          41.        3847
          42.        3848
          43.        3849
          44.        3850
          45.        3851
          46.        3852
          47.        3853
          48.        3854
          49.        3855
          50.        3856
          51.        3857
          52.        3858
          53.        3859
          54.        3860
          55.        3861
          56.        3862
          57.        3863
          58.        3864
          59.        3865
          60.        3866
          61.        3867
          62.        3868
          63.        3869
          64.        3870
          65.        3871
          66.        3872
          67.        3873
          68.        3874
          69.        3875
          70.        3876
          71.        3877
          72.        3878
          73.        3879
          74.        3880
          75.        3881
          76.        3882
          77.        3883
          78.        3884
          79.        3885
          80.        3886
          81.        3887
          82.        3888
          83.        3889
          84.        3890
          85.        3891
          86.        3892
          87.        3893
          88.        3894
          89.        3895
          90.        3896
          91.        3897
          92.        3898
          93.        3899
          94.        3900
          95.        3901
          96.        3902
          97.        3903
          98.        3904
          99.        3905
          100.        3906
          101.        3907
          102.        3908
          103.        3909
          104.        3910
          105.        3911
          106.        3912
        4. 12.10.4.4 ECC Aggregator Registers
  15. 13On-Chip Debug
    1. 13.1 Introduction to SoC Debug Framework
    2. 13.2 Debug Interfaces
      1. 13.2.1 JTAG Interface
      2. 13.2.2 Trace Port
      3. 13.2.3 Trace Connector and Board Layout Considerations
    3. 13.3 SoC Level Debug
      1. 13.3.1  Debug Subsystem
      2. 13.3.2  Debug Cells
        1. 13.3.2.1 Debug Cell Features
          1. 13.3.2.1.1 MCU_DEBUGCELL Features
          2. 13.3.2.1.2 SOC_DEBUGCELL Features
          3. 13.3.2.1.3 CC_DEBUGCELL Features
      3. 13.3.3  Trace Infrastructure
        1. 13.3.3.1 Trace Data Flow
        2. 13.3.3.2 Trace Export Paths
        3. 13.3.3.3 ATB Slave Port Mapping
          1. 13.3.3.3.1 DEBUGSS ATB Mapping
          2. 13.3.3.3.2 CC_DEBUGCELL ATB Mapping
          3. 13.3.3.3.3 SOC_DEBUGCELL ATB Mapping
          4. 13.3.3.3.4 MCU_DEBUGCELL ATB Mapping
      4. 13.3.4  Debug and Interconnect Visibility
        1. 13.3.4.1 SoC Level Probes
          1. 13.3.4.1.1 Latency Statistics Collection
          2. 13.3.4.1.2 Throughput Statistics Collection
          3. 13.3.4.1.3 Transaction Trace Capture
          4. 13.3.4.1.4 Probe Filtering
          5. 13.3.4.1.5 Probe Cross Trigger Support
          6. 13.3.4.1.6 Probe Ownership
        2. 13.3.4.2 Trace Aggregators
          1. 13.3.4.2.1 Trace Input Bus Interface
          2. 13.3.4.2.2 Message Management
            1. 13.3.4.2.2.1 HLTM Format
            2. 13.3.4.2.2.2 Data Payload
            3. 13.3.4.2.2.3 Time Reconstruction
          3. 13.3.4.2.3 Trace Aggregator Ownership
        3. 13.3.4.3 Trace Source Mapping to Trace Aggregator Inputs
      5. 13.3.5  Software Message Trace
        1. 13.3.5.1 STM Features
        2. 13.3.5.2 STM Master ID Mapping
      6. 13.3.6  Hardware Event Trace and Profiling
        1. 13.3.6.1 CTSET Features
        2. 13.3.6.2 CTSET Message Protocol
          1. 13.3.6.2.1 Counter Configuration Message
          2. 13.3.6.2.2 Counter State Message
        3. 13.3.6.3 SoC Level Event Profiling and Event Trace Mapping
      7. 13.3.7  Debug and Device Management
        1. 13.3.7.1 Power-AP Overview
        2. 13.3.7.2 Subdomain Level Status and Control
          1. 13.3.7.2.1 Subdomain Power Status and Control
            1. 13.3.7.2.1.1 Subdomain Power Status
            2. 13.3.7.2.1.2 Subdomain Power Control
          2. 13.3.7.2.2 Subdomain Clock Status and Control
            1. 13.3.7.2.2.1 Subdomain Clock Status
            2. 13.3.7.2.2.2 Subdomain Clock Control
          3. 13.3.7.2.3 Subdomain Reset Status and Control
            1. 13.3.7.2.3.1 Subdomain Reset Status
            2. 13.3.7.2.3.2 Subdomain Reset Control
            3. 13.3.7.2.3.3 Subdomain Wait-in-Reset
          4. 13.3.7.2.4 Subdomain Execution Control and Status
            1. 13.3.7.2.4.1 Subdomain Debug Connection
            2. 13.3.7.2.4.2 Subdomain Debug Status
            3. 13.3.7.2.4.3 Subdomain Debug Execution Control
        3. 13.3.7.3 System Level Status and Control
          1. 13.3.7.3.1 System Level Generic Data
          2. 13.3.7.3.2 System Level Reset Control and Status
          3. 13.3.7.3.3 System Level Connect Control
            1. 13.3.7.3.3.1 System Level Reset Status
            2. 13.3.7.3.3.2 System Level Reset Control
            3. 13.3.7.3.3.3 System Level Wait-in-Reset
          4. 13.3.7.3.4 System Level Execution Control
      8. 13.3.8  Debug Cross Trigger Network
        1. 13.3.8.1 Debug Cell CTI Trigger Mapping
      9. 13.3.9  Debug Suspend
      10. 13.3.10 Debug Time Distribution
      11. 13.3.11 Debug Wakeup
      12. 13.3.12 Debug and Safety
    4. 13.4 Compute Cluster Debug
      1. 13.4.1 Debug at the Compute Cluster Level
      2. 13.4.2 Debug at the A72SS Level
        1. 13.4.2.1 A72SS Debug Features
        2. 13.4.2.2 A72SS Debug Modes
        3. 13.4.2.3 A72SS Processor Trace
        4. 13.4.2.4 A72SS Performance Monitoring
        5. 13.4.2.5 A72SS Cross Triggering
      3. 13.4.3 Debug at the C71SS Level
      4. 13.4.4 Debug at the MSMC Level
        1. 13.4.4.1 MSMC Probes
        2. 13.4.4.2 MSMC CTSET Events
        3. 13.4.4.3 MSMC Cross Triggering
    5. 13.5 R5FSS Debug
      1. 13.5.1 R5FSS Debug Features
      2. 13.5.2 R5FSS Processor Trace
      3. 13.5.3 R5FSS Performance Monitoring
      4. 13.5.4 R5FSS Cross Triggering
    6. 13.6 Debug Memory Map
    7. 13.7 Application Support
  16. 14Revision History

9.4.8 ESM0_INTERRUPT_MAP

Table 9-40 ESM0_INTERRUPT_MAP Memory Map
Interrupt Input LineInterrupt IDSource Interrupt
ESM0_ESM_LVL_EVENT_IN_0 0 PLLFRACF2_SSMOD0_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_1 1 PLLFRACF2_SSMOD1_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_2 2 PLLFRACF2_SSMOD2_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_3 3 PLLFRACF2_SSMOD3_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_4 4 PLLFRACF2_SSMOD4_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_5 5 PLLFRACF2_SSMOD5_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_6 6 PLLFRACF2_SSMOD6_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_7 7 PLLFRACF2_SSMOD7_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_8 8 PLLFRACF2_SSMOD8_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_9 9 PLLFRACF2_SSMOD9_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_12 12 PLLFRACF2_SSMOD12_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_14 14 PLLFRACF2_SSMOD14_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_16 16 PLLFRACF2_SSMOD16_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_17 17 PLLFRACF2_SSMOD17_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_19 19 PLLFRACF2_SSMOD19_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_25 25 PLLFRACF2_SSMOD25_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_26 26 PLLFRACF2_SSMOD26_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_27 27 PLLFRACF2_SSMOD27_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_28 28 PLLFRACF2_SSMOD28_LOCKLOSS_IPCFG_0
ESM0_ESM_LVL_EVENT_IN_32 32 DDR0_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_33 33 DDR0_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0
ESM0_ESM_LVL_EVENT_IN_34 34 DDR0_COMMON_0_DDRSS_HS_PHY_GLOBAL_ERROR_0
ESM0_ESM_LVL_EVENT_IN_35 35 DDR1_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_36 36 DDR1_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0
ESM0_ESM_LVL_EVENT_IN_37 37 DDR1_COMMON_0_DDRSS_HS_PHY_GLOBAL_ERROR_0
ESM0_ESM_LVL_EVENT_IN_38 38 CPSW1_CPSW_2GUSS_CORE_ECC_CPSW_ECC_AGGR_ECC_SEC_PEND_0
ESM0_ESM_LVL_EVENT_IN_39 39 CPSW1_CPSW_2GUSS_CORE_ECC_CPSW_ECC_AGGR_ECC_DED_PEND_0
ESM0_ESM_LVL_EVENT_IN_40 40 COMPUTE_CLUSTERHP0_A72SS0_0_ARM0_INTERRIRQ_0
ESM0_ESM_LVL_EVENT_IN_41 41 COMPUTE_CLUSTERHP0_A72SS0_0_ARM0_EXTERRIRQ_0
ESM0_ESM_LVL_EVENT_IN_42 42 COMPUTE_CLUSTERHP0_A72SS1_0_ARM1_INTERRIRQ_0
ESM0_ESM_LVL_EVENT_IN_43 43 COMPUTE_CLUSTERHP0_A72SS1_0_ARM1_EXTERRIRQ_0
ESM0_ESM_LVL_EVENT_IN_48 48 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_49 49 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_1
ESM0_ESM_LVL_EVENT_IN_50 50 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_2
ESM0_ESM_LVL_EVENT_IN_51 51 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_3
ESM0_ESM_LVL_EVENT_IN_52 52 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_4
ESM0_ESM_LVL_EVENT_IN_53 53 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_5
ESM0_ESM_LVL_EVENT_IN_54 54 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_6
ESM0_ESM_LVL_EVENT_IN_55 55 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_7
ESM0_ESM_LVL_EVENT_IN_56 56 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_8
ESM0_ESM_LVL_EVENT_IN_57 57 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_9
ESM0_ESM_LVL_EVENT_IN_58 58 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_10
ESM0_ESM_LVL_EVENT_IN_59 59 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_11
ESM0_ESM_LVL_EVENT_IN_60 60 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_12
ESM0_ESM_LVL_EVENT_IN_61 61 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_13
ESM0_ESM_LVL_EVENT_IN_62 62 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_14
ESM0_ESM_LVL_EVENT_IN_63 63 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_15
ESM0_ESM_LVL_EVENT_IN_64 64 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_16
ESM0_ESM_LVL_EVENT_IN_65 65 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_17
ESM0_ESM_LVL_EVENT_IN_66 66 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_18
ESM0_ESM_LVL_EVENT_IN_67 67 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_19
ESM0_ESM_LVL_EVENT_IN_68 68 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_20
ESM0_ESM_LVL_EVENT_IN_69 69 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_35
ESM0_ESM_LVL_EVENT_IN_70 70 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_36
ESM0_ESM_LVL_EVENT_IN_71 71 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_37
ESM0_ESM_LVL_EVENT_IN_72 72 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_38
ESM0_ESM_LVL_EVENT_IN_73 73 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_39
ESM0_ESM_LVL_EVENT_IN_74 74 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_40
ESM0_ESM_LVL_EVENT_IN_75 75 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_41
ESM0_ESM_LVL_EVENT_IN_76 76 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_42
ESM0_ESM_LVL_EVENT_IN_77 77 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_43
ESM0_ESM_LVL_EVENT_IN_78 78 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_44
ESM0_ESM_LVL_EVENT_IN_79 79 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_45
ESM0_ESM_LVL_EVENT_IN_80 80 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_46
ESM0_ESM_LVL_EVENT_IN_81 81 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_47
ESM0_ESM_LVL_EVENT_IN_82 82 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_48
ESM0_ESM_LVL_EVENT_IN_83 83 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_49
ESM0_ESM_LVL_EVENT_IN_84 84 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_50
ESM0_ESM_LVL_EVENT_IN_85 85 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_51
ESM0_ESM_LVL_EVENT_IN_86 86 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_52
ESM0_ESM_LVL_EVENT_IN_87 87 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_60
ESM0_ESM_LVL_EVENT_IN_88 88 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_61
ESM0_ESM_LVL_EVENT_IN_89 89 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_62
ESM0_ESM_LVL_EVENT_IN_90 90 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_63
ESM0_ESM_LVL_EVENT_IN_91 91 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_53
ESM0_ESM_LVL_EVENT_IN_92 92 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_54
ESM0_ESM_LVL_EVENT_IN_94 94 UFS0_COMMON_0_UFS_INTR_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_95 95 UFS0_COMMON_0_UFS_INTR_FATAL_0
ESM0_ESM_LVL_EVENT_IN_96 96 UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_HCLK_ECC_CORR_LVL_0
ESM0_ESM_LVL_EVENT_IN_97 97 UFS0_UFSHCI2P1SSC_HCLK_ECC_AGGR_HCLK_ECC_UNCORR_LVL_0
ESM0_ESM_LVL_EVENT_IN_98 98 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_55
ESM0_ESM_LVL_EVENT_IN_99 99 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_56
ESM0_ESM_LVL_EVENT_IN_100 100 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_57
ESM0_ESM_LVL_EVENT_IN_101 101 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_58
ESM0_ESM_LVL_EVENT_IN_102 102 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_59
ESM0_ESM_LVL_EVENT_IN_104 104 DCC0_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_105 105 DCC1_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_106 106 DCC2_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_107 107 DCC3_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_108 108 DCC4_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_109 109 DCC5_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_110 110 DCC6_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_111 111 DCC7_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_112 112 DCC8_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_113 113 DCC9_INTR_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_120 120 PDMA5_PDMA_VC_MAIN_MCAN_ECCAGGR_ECC_SEC_PEND_0
ESM0_ESM_LVL_EVENT_IN_121 121 PDMA5_PDMA_VC_MAIN_MCAN_ECCAGGR_ECC_DED_PEND_0
ESM0_ESM_LVL_EVENT_IN_124 124 USB0_COMMON_0_ASF_INT_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_125 125 USB0_COMMON_0_ASF_INT_FATAL_0
ESM0_ESM_LVL_EVENT_IN_126 126 USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_127 127 USB0_USB3P0SSC_USB3P0SS_CORE_A_ECC_AGGR_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_128 128 AEP_GPU_BXS464_WRAP0_GPU_SS_0_GPU_SAFETY_IRQ_0
ESM0_ESM_LVL_EVENT_IN_134 134 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_21
ESM0_ESM_LVL_EVENT_IN_135 135 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_22
ESM0_ESM_LVL_EVENT_IN_136 136 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_23
ESM0_ESM_LVL_EVENT_IN_137 137 COMPUTE_CLUSTERHP0_CLEC_0_ESM_EVENTS_OUT_LEVEL_24
ESM0_ESM_LVL_EVENT_IN_140 140 MCAN16_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_141 141 MCAN16_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_142 142 MCAN17_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_143 143 MCAN17_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_144 144 PCIE2_PCIE_ECC0_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_145 145 PCIE2_PCIE_ECC0_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_146 146 PCIE2_PCIE_ECC1_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_147 147 PCIE2_PCIE_ASF_NONFATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_148 148 PCIE2_PCIE_ASF_FATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_149 149 PCIE3_PCIE_ECC0_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_150 150 PCIE3_PCIE_ECC0_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_151 151 PCIE3_PCIE_ECC1_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_152 152 PCIE3_PCIE_ASF_NONFATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_153 153 PCIE3_PCIE_ASF_FATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_156 156 WIZ16B8M4CT3_0_PHY_PWR_TIMEOUT_LVL_0
ESM0_ESM_LVL_EVENT_IN_157 157 WIZ16B8M4CT3_1_PHY_PWR_TIMEOUT_LVL_0
ESM0_ESM_LVL_EVENT_IN_158 158 WIZ16B8M4CT3_2_PHY_PWR_TIMEOUT_LVL_0
ESM0_ESM_LVL_EVENT_IN_159 159 WIZ16B8M4CT3_4_PHY_PWR_TIMEOUT_LVL_0
ESM0_ESM_LVL_EVENT_IN_160 160 NAVSS0_MODSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_161 161 NAVSS0_MODSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_162 162 NAVSS0_UDMASS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_163 163 NAVSS0_UDMASS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_164 164 NAVSS0_NBSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_165 165 NAVSS0_NBSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_166 166 NAVSS0_VIRTSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_167 167 NAVSS0_VIRTSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_170 170 MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_ECC_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_171 171 MSRAM_512K0_MSRAM16KX256E_ECC_AGGR_ECC_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_172 172 PSRAMECC0_PSRAM256X32EC_ECC_AGGR_ECC_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_173 173 PSRAMECC0_PSRAM256X32EC_ECC_AGGR_ECC_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_174 174 PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_ECC_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_175 175 PSRAM2KECC0_PSRAM512X32E_ECC_AGGR_ECC_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_176 176 MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMCSS_RXMEM_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_177 177 MMCSD0_EMMC8SSC_ECC_AGGR_RXMEM_EMMCSS_RXMEM_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_178 178 MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMCSS_TXMEM_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_179 179 MMCSD0_EMMC8SSC_ECC_AGGR_TXMEM_EMMCSS_TXMEM_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_180 180 MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSDSS_RXMEM_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_181 181 MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_182 182 MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSDSS_TXMEM_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_183 183 MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_188 188 R5FSS0_COMMON0_ECC_SE_TO_ESM_0_0
ESM0_ESM_LVL_EVENT_IN_189 189 R5FSS0_COMMON0_ECC_DE_TO_ESM_0_0
ESM0_ESM_LVL_EVENT_IN_190 190 R5FSS0_COMMON0_ECC_SE_TO_ESM_1_0
ESM0_ESM_LVL_EVENT_IN_191 191 R5FSS0_COMMON0_ECC_DE_TO_ESM_1_0
ESM0_ESM_LVL_EVENT_IN_192 192 DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC0_0
ESM0_ESM_LVL_EVENT_IN_193 193 DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC1_0
ESM0_ESM_LVL_EVENT_IN_194 194 DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC2_0
ESM0_ESM_LVL_EVENT_IN_195 195 DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC3_0
ESM0_ESM_LVL_EVENT_IN_196 196 CSI_RX_IF0_COMMON_0_CSI_ERR_IRQ_0
ESM0_ESM_LVL_EVENT_IN_197 197 CSI_RX_IF1_COMMON_0_CSI_ERR_IRQ_0
ESM0_ESM_LVL_EVENT_IN_198 198 CSI_RX_IF2_COMMON_0_CSI_ERR_IRQ_0
ESM0_ESM_LVL_EVENT_IN_200 200 CSI_RX_IF0_COMMON_0_CSI_FATAL_0
ESM0_ESM_LVL_EVENT_IN_201 201 CSI_RX_IF0_COMMON_0_CSI_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_202 202 CSI_RX_IF1_COMMON_0_CSI_FATAL_0
ESM0_ESM_LVL_EVENT_IN_203 203 CSI_RX_IF1_COMMON_0_CSI_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_204 204 CSI_RX_IF2_COMMON_0_CSI_FATAL_0
ESM0_ESM_LVL_EVENT_IN_205 205 CSI_RX_IF2_COMMON_0_CSI_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_206 206 CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_207 207 CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_208 208 CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_209 209 CSI_RX_IF1_CSI_RX_IF_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_210 210 CSI_RX_IF2_CSI_RX_IF_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_211 211 CSI_RX_IF2_CSI_RX_IF_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_212 212 CSI_TX_IF_V2_0_COMMON_0_CSI_FATAL_0
ESM0_ESM_LVL_EVENT_IN_213 213 CSI_TX_IF_V2_0_COMMON_0_CSI_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_214 214 CSI_TX_IF_V2_0_CSI_TX_IF_V2_ECC_AGGR_BYTE_CDNS_RAM_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_215 215 CSI_TX_IF_V2_0_CSI_TX_IF_V2_ECC_AGGR_BYTE_CDNS_RAM_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_216 216 CSI_TX_IF_V2_0_CSI_TX_IF_V2_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_217 217 CSI_TX_IF_V2_0_CSI_TX_IF_V2_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_218 218 DMPAC0_ECC_AGGR_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_219 219 DMPAC0_ECC_AGGR_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_220 220 VPAC0_VPAC_TOP_PAC_BASE_KSDW_ECC_AGGR_ECC_INTR0_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_221 221 VPAC0_VPAC_TOP_PAC_BASE_KSDW_ECC_AGGR_ECC_INTR0_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_222 222 VPAC0_VPAC_VISS_KSDW_ECC_AGGR_ECC_INTR1_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_223 223 VPAC0_VPAC_VISS_KSDW_ECC_AGGR_ECC_INTR1_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_226 226 VPAC0_VPAC_LDC_KSDW_ECC_AGGR_ECC_INTR3_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_227 227 VPAC0_VPAC_LDC_KSDW_ECC_AGGR_ECC_INTR3_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_228 228 MSRAM_512K1_MSRAM16KX256E_ECC_AGGR_ECC_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_229 229 MSRAM_512K1_MSRAM16KX256E_ECC_AGGR_ECC_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_230 230 DSS_EDP0_COMMON_0_INTR_ASF_0
ESM0_ESM_LVL_EVENT_IN_231 231 DSS_EDP0_COMMON_0_INTR_ASF_1
ESM0_ESM_LVL_EVENT_IN_232 232 DSS_EDP0_COMMON_0_INTR_ASF_2
ESM0_ESM_LVL_EVENT_IN_233 233 DSS_EDP0_COMMON_0_INTR_ASF_3
ESM0_ESM_LVL_EVENT_IN_234 234 DSS_EDP0_COMMON_0_INTR_ASF_4
ESM0_ESM_LVL_EVENT_IN_235 235 DSS_EDP0_COMMON_0_INTR_ASF_5
ESM0_ESM_LVL_EVENT_IN_236 236 DSS_EDP0_COMMON_0_INTR_ASF_6
ESM0_ESM_LVL_EVENT_IN_244 244 DSS_DSI0_COMMON_0_DSI_0_SAFETY_ERROR_NONFATAL_INTR_0
ESM0_ESM_LVL_EVENT_IN_245 245 DSS_DSI0_COMMON_0_DSI_0_SAFETY_ERROR_FATAL_INTR_0
ESM0_ESM_LVL_EVENT_IN_246 246 DSS_DSI0_K3_DSS_DSI_TOP_ECC_AGGR_SYS_ECC_INTR_UNCORR_LEVEL_SYS_0
ESM0_ESM_LVL_EVENT_IN_247 247 DSS_DSI1_COMMON_0_DSI_0_SAFETY_ERROR_NONFATAL_INTR_0
ESM0_ESM_LVL_EVENT_IN_248 248 DSS_DSI1_COMMON_0_DSI_0_SAFETY_ERROR_FATAL_INTR_0
ESM0_ESM_LVL_EVENT_IN_249 249 DSS_DSI1_K3_DSS_DSI_TOP_ECC_AGGR_SYS_ECC_INTR_UNCORR_LEVEL_SYS_0
ESM0_ESM_LVL_EVENT_IN_253 253 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_CPU0_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_254 254 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_CPU1_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_257 257 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_CPU4_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_258 258 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_CPU5_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_259 259 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_CPU6_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_260 260 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_CPU7_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_261 261 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_DRU_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_264 264 DDR3M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_265 265 DDR3M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_266 266 DDR3M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_267 267 DDR3M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_268 268 DDR3M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_269 269 DDR3M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_270 270 DDR3_COMMON_0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_271 271 DDR3_COMMON_0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_272 272 VPAC1_VPAC_TOP_PAC_BASE_KSDW_ECC_AGGR_ECC_INTR0_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_273 273 VPAC1_VPAC_TOP_PAC_BASE_KSDW_ECC_AGGR_ECC_INTR0_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_274 274 VPAC1_VPAC_VISS_KSDW_ECC_AGGR_ECC_INTR1_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_275 275 VPAC1_VPAC_VISS_KSDW_ECC_AGGR_ECC_INTR1_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_276 276 VPAC1_VPAC_LDC_KSDW_ECC_AGGR_ECC_INTR3_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_277 277 VPAC1_VPAC_LDC_KSDW_ECC_AGGR_ECC_INTR3_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_278 278 CSI_TX_IF_V2_1_COMMON_0_CSI_FATAL_0
ESM0_ESM_LVL_EVENT_IN_279 279 CSI_TX_IF_V2_1_COMMON_0_CSI_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_280 280 CSI_TX_IF_V2_1_CSI_TX_IF_V2_ECC_AGGR_BYTE_CDNS_RAM_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_281 281 CSI_TX_IF_V2_1_CSI_TX_IF_V2_ECC_AGGR_BYTE_CDNS_RAM_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_282 282 CSI_TX_IF_V2_1_CSI_TX_IF_V2_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_283 283 CSI_TX_IF_V2_1_CSI_TX_IF_V2_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_284 284 R5FSS2_CORE0_EXP_INTR_0
ESM0_ESM_LVL_EVENT_IN_285 285 R5FSS2_CORE1_EXP_INTR_0
ESM0_ESM_LVL_EVENT_IN_286 286 MSRAM_512K2_MSRAM16KX256E_ECC_AGGR_ECC_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_287 287 MSRAM_512K2_MSRAM16KX256E_ECC_AGGR_ECC_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_288 288 DDR3_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_289 289 DDR3_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0
ESM0_ESM_LVL_EVENT_IN_290 290 DDR3_COMMON_0_DDRSS_HS_PHY_GLOBAL_ERROR_0
ESM0_ESM_LVL_EVENT_IN_292 292 DDR0M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_293 293 DDR0M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_294 294 DDR0M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_295 295 DDR0M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_296 296 DDR0M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_297 297 DDR0M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_298 298 DDR0_COMMON_0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_299 299 DDR0_COMMON_0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_300 300 R5FSS1_COMMON0_ECC_SE_TO_ESM_0_0
ESM0_ESM_LVL_EVENT_IN_301 301 R5FSS1_COMMON0_ECC_DE_TO_ESM_0_0
ESM0_ESM_LVL_EVENT_IN_302 302 R5FSS1_COMMON0_ECC_SE_TO_ESM_1_0
ESM0_ESM_LVL_EVENT_IN_303 303 R5FSS1_COMMON0_ECC_DE_TO_ESM_1_0
ESM0_ESM_LVL_EVENT_IN_304 304 SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA_UL_ECC_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_305 305 SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA_UL_ECC_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_306 306 CPSW_9XUSSM0_ECC_SEC_PEND_0
ESM0_ESM_LVL_EVENT_IN_307 307 CPSW_9XUSSM0_ECC_DED_PEND_0
ESM0_ESM_LVL_EVENT_IN_308 308 VUSR_DUAL0_V0_VUSR_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_309 309 VUSR_DUAL0_V0_VUSR_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_310 310 VUSR_DUAL0_V1_VUSR_ECC_CORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_311 311 VUSR_DUAL0_V1_VUSR_ECC_UNCORRECTED_ERR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_312 312 MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_313 313 MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_314 314 MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_315 315 MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_316 316 MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_317 317 MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_318 318 MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_319 319 MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_320 320 MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_321 321 MCAN4_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_322 322 MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_323 323 MCAN5_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_324 324 MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_325 325 MCAN6_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_326 326 MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_327 327 MCAN7_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_328 328 MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_329 329 MCAN8_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_330 330 MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_331 331 MCAN9_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_332 332 MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_333 333 MCAN10_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_334 334 MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_335 335 MCAN11_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_336 336 MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_337 337 MCAN12_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_338 338 MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_339 339 MCAN13_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_340 340 MCAN14_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_341 341 MCAN14_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_342 342 MCAN15_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_CORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_343 343 MCAN15_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_ECC_UNCORR_LVL_INT_0
ESM0_ESM_LVL_EVENT_IN_344 344 DDR1M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_345 345 DDR1M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_346 346 DDR1M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_347 347 DDR1M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_348 348 DDR1M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_349 349 DDR1M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_350 350 DDR1_COMMON_0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_351 351 DDR1_COMMON_0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_352 352 DDR2M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_353 353 DDR2M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CFG_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_354 354 DDR2M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_355 355 DDR2M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_CTL_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_356 356 DDR2M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_357 357 DDR2M_DDR_EW_WRAP_DV_WRAP_DDRSS_BRCTL_SC_ECC_AGGR_VBUS_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_358 358 DDR2_COMMON_0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_359 359 DDR2_COMMON_0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_360 360 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_DRU4_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_361 361 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_DRU5_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_362 362 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_DRU6_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_363 363 COMPUTE_CLUSTERHP0_COMMON_0_GSKT_DRU7_IF_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_364 364 R5FSS2_COMMON0_ECC_SE_TO_ESM_0_0
ESM0_ESM_LVL_EVENT_IN_365 365 R5FSS2_COMMON0_ECC_DE_TO_ESM_0_0
ESM0_ESM_LVL_EVENT_IN_366 366 R5FSS2_COMMON0_ECC_SE_TO_ESM_1_0
ESM0_ESM_LVL_EVENT_IN_367 367 R5FSS2_COMMON0_ECC_DE_TO_ESM_1_0
ESM0_ESM_LVL_EVENT_IN_368 368 PCIE0_PCIE_ASF_FATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_369 369 PCIE0_PCIE_ECC0_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_370 370 PCIE0_PCIE_ECC0_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_371 371 PCIE0_PCIE_ECC1_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_372 372 PCIE0_PCIE_ASF_NONFATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_373 373 PCIE1_PCIE_ECC0_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_374 374 PCIE1_PCIE_ECC0_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_375 375 PCIE1_PCIE_ECC1_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_376 376 PCIE1_PCIE_ASF_NONFATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_377 377 PCIE1_PCIE_ASF_FATAL_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_380 380 MASTER_SAFETY_GASKET4_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_381 381 MASTER_SAFETY_GASKET5_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_382 382 MASTER_SAFETY_GASKET0_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_383 383 MASTER_SAFETY_GASKET1_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_384 384 MASTER_SAFETY_GASKET24_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_385 385 MASTER_SAFETY_GASKET25_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_386 386 MASTER_SAFETY_GASKET32_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_387 387 MASTER_SAFETY_GASKET33_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_388 388 MASTER_SAFETY_GASKET34_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_389 389 MASTER_SAFETY_GASKET35_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_391 391 NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_DST_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_392 392 R5FSS0_CORE0_EXP_INTR_0
ESM0_ESM_LVL_EVENT_IN_393 393 R5FSS0_CORE1_EXP_INTR_0
ESM0_ESM_LVL_EVENT_IN_394 394 R5FSS1_CORE0_EXP_INTR_0
ESM0_ESM_LVL_EVENT_IN_395 395 R5FSS1_CORE1_EXP_INTR_0
ESM0_ESM_LVL_EVENT_IN_397 397 DDR2_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0
ESM0_ESM_LVL_EVENT_IN_398 398 DDR2_COMMON_0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0
ESM0_ESM_LVL_EVENT_IN_399 399 DDR2_COMMON_0_DDRSS_HS_PHY_GLOBAL_ERROR_0
ESM0_ESM_LVL_EVENT_IN_400 400 AM_MAIN_INFRA_TO_MAIN_INFRA_STOG0_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_401 401 AM_IPPHY_TO_IPPHY_STOG1_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_402 402 AM_RC_TO_RC_CFG_STOG3_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_403 403 AM_HC2_TO_HC_CFG_STOG5_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_404 404 AM_NAVSS_TO_AC_NON_SAFE_STOG4_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_405 405 AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG2_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_406 406 AM_RC_TO_HC2_STOG7_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_407 407 AM_RC_TO_HC2_STOG6_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_408 408 NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_CFG_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_409 409 NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_SRC_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_410 410 AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG9_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_411 411 AM_IPPHY_TO_RTI_GPU_STOG8_TRANS_ERR_LVL_0
ESM0_ESM_LVL_EVENT_IN_412 412 MASTER_SAFETY_GASKET36_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_413 413 MASTER_SAFETY_GASKET37_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_414 414 MASTER_SAFETY_GASKET38_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_415 415 MASTER_SAFETY_GASKET39_TIMED_OUT_0
ESM0_ESM_LVL_EVENT_IN_416 416 PDMA6_PDMA_VC_MAIN_SPI_G0_ECCAGGR_ECC_SEC_PEND_0
ESM0_ESM_LVL_EVENT_IN_417 417 PDMA6_PDMA_VC_MAIN_SPI_G0_ECCAGGR_ECC_DED_PEND_0
ESM0_ESM_LVL_EVENT_IN_418 418 PDMA7_PDMA_VC_MAIN_SPI_G1_ECCAGGR_ECC_SEC_PEND_0
ESM0_ESM_LVL_EVENT_IN_419 419 PDMA7_PDMA_VC_MAIN_SPI_G1_ECCAGGR_ECC_DED_PEND_0
ESM0_ESM_LVL_EVENT_IN_422 422 ECC_AGGR0M_MAIN_INFRA_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_423 423 ECC_AGGR0M_MAIN_INFRA_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_424 424 IVC_DOM0_ECC_AGGR16_IVC_DOM0_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_425 425 IVC_DOM0_ECC_AGGR16_IVC_DOM0_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_426 426 IVC_DOM1_ECC_AGGR17_IVC_DOM1_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_427 427 IVC_DOM1_ECC_AGGR17_IVC_DOM1_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_428 428 IVC_DOM0_ECC_AGGR18_IVC_DOM0_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_429 429 IVC_DOM0_ECC_AGGR18_IVC_DOM0_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_430 430 IVC_DOM1_ECC_AGGR19_IVC_DOM1_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_431 431 IVC_DOM1_ECC_AGGR19_IVC_DOM1_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_432 432 ECC_AGGR4M_MAIN_RC_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_433 433 ECC_AGGR4M_MAIN_RC_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_434 434 ECC_AGGR5M_MAIN_HC_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_435 435 ECC_AGGR5M_MAIN_HC_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_436 436 ECC_AGGR6M_MAIN_AC_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_437 437 ECC_AGGR6M_MAIN_AC_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_442 442 ECC_AGGR9M_MAIN_AC_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_443 443 ECC_AGGR9M_MAIN_AC_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_444 444 ECC_AGGR10_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_445 445 ECC_AGGR10_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_446 446 ECC_AGGR11_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_447 447 ECC_AGGR11_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_448 448 MAIN_IP_ECC_AGGR0M_MAIN_IP_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_449 449 MAIN_IP_ECC_AGGR0M_MAIN_IP_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_450 450 IVC_DOM0_ECC_AGGR20_IVC_DOM0_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_451 451 IVC_DOM0_ECC_AGGR20_IVC_DOM0_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_452 452 IVC_DOM1_ECC_AGGR21_IVC_DOM1_ECC_AGGR_CORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_453 453 IVC_DOM1_ECC_AGGR21_IVC_DOM1_ECC_AGGR_UNCORR_LEVEL_0
ESM0_ESM_LVL_EVENT_IN_456 456 DFTSS0_DFT_SAFETY_123_0
ESM0_ESM_LVL_EVENT_IN_457 457 DFTSS0_DFT_SAFETY_MULTI_0
ESM0_ESM_LVL_EVENT_IN_458 458 DFTSS0_DFT_SAFETY_ONE_0
ESM0_ESM_LVL_EVENT_IN_459 459 PBIST0_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_460 460 PBIST1_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_462 462 PBIST7_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_463 463 PBIST5_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_465 465 PBIST8_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_466 466 PBIST4_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_467 467 PBIST2_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_468 468 PBIST10_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_469 469 PBIST14_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_470 470 PBIST3_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_471 471 AEP_GPU_BXS464_WRAP0_DFT_EMBED_PBIST_0_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_472 472 PBIST11_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_473 473 PBIST13_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_475 475 PBIST15_DFT_PBIST_SAFETY_ERROR_0
ESM0_ESM_LVL_EVENT_IN_480 480 PSC0_PSC_MOD_MNLP_MAIN_ALWAYSON_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_481 481 PSC0_PSC_MOD_MNLP_MAIN_TEST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_482 482 PSC0_PSC_MOD_MNLP_MAIN_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_483 483 PSC0_PSC_MOD_MNLP_PER_AUDIO_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_484 484 PSC0_PSC_MOD_MNLP_PER_ATL_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_485 485 PSC0_PSC_MOD_MNLP_PER_MLB_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_486 486 PSC0_PSC_MOD_MNLP_PER_MOTOR_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_487 487 PSC0_PSC_MOD_MNLP_PER_MISCIO_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_488 488 PSC0_PSC_MOD_MNLP_PER_GPMC_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_489 489 PSC0_PSC_MOD_MNLP_PER_VPFE_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_490 490 PSC0_PSC_MOD_MNLP_PER_VPE_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_491 491 PSC0_PSC_MOD_MNLP_PER_SPARE0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_492 492 PSC0_PSC_MOD_MNLP_PER_SPARE1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_493 493 PSC0_PSC_MOD_MNLP_MAIN_DEBUG_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_494 494 PSC0_PSC_MOD_MNLP_EMIF_DATA_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_495 495 PSC0_PSC_MOD_MNLP_EMIF_CFG_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_496 496 PSC0_PSC_MOD_MNLP_EMIF_DATA_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_497 497 PSC0_PSC_MOD_MNLP_EMIF_CFG_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_498 498 PSC0_PSC_MOD_MNLP_PER_SPARE2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_499 499 PSC0_PSC_MOD_MNLP_CC_TOP_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_500 500 PSC0_PSC_MOD_MNLP_USB_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_501 501 PSC0_PSC_MOD_MNLP_USB_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_502 502 PSC0_PSC_MOD_MNLP_USB_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_503 503 PSC0_PSC_MOD_MNLP_MMC4B_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_504 504 PSC0_PSC_MOD_MNLP_MMC4B_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_505 505 PSC0_PSC_MOD_MNLP_MMC8B_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_506 506 PSC0_PSC_MOD_MNLP_UFS_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_507 507 PSC0_PSC_MOD_MNLP_UFS_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_508 508 PSC0_PSC_MOD_MNLP_PCIE_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_509 509 PSC0_PSC_MOD_MNLP_PCIE_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_510 510 PSC0_PSC_MOD_MNLP_PCIE_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_511 511 PSC0_PSC_MOD_MNLP_PCIE_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_512 512 PSC0_PSC_MOD_MNLP_SAUL_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_513 513 PSC0_PSC_MOD_MNLP_PER_I3C_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_514 514 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_515 515 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_516 516 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_517 517 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_518 518 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_4_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_519 519 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_5_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_520 520 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_6_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_521 521 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_7_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_522 522 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_8_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_523 523 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_9_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_524 524 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_10_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_525 525 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_11_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_526 526 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_12_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_527 527 PSC0_PSC_MOD_MNLP_MAIN_MCANSS_13_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_528 528 PSC0_PSC_MOD_MNLP_DSS_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_529 529 PSC0_PSC_MOD_MNLP_DSS_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_530 530 PSC0_PSC_MOD_MNLP_DSI_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_531 531 PSC0_PSC_MOD_MNLP_EDP_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_532 532 PSC0_PSC_MOD_MNLP_EDP_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_533 533 PSC0_PSC_MOD_MNLP_CSIRX_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_534 534 PSC0_PSC_MOD_MNLP_CSIRX_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_535 535 PSC0_PSC_MOD_MNLP_CSIRX_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_536 536 PSC0_PSC_MOD_MNLP_CSITX_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_537 537 PSC0_PSC_MOD_MNLP_TX_DPHY_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_538 538 PSC0_PSC_MOD_MNLP_CSIRX_PHY_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_539 539 PSC0_PSC_MOD_MNLP_CSIRX_PHY_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_540 540 PSC0_PSC_MOD_MNLP_CSIRX_PHY_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_541 541 PSC0_PSC_MOD_MNLP_ICSSG_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_542 542 PSC0_PSC_MOD_MNLP_ICSSG_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_543 543 PSC0_PSC_MOD_MNLP_9GSS_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_544 544 PSC0_PSC_MOD_MNLP_SERDES_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_545 545 PSC0_PSC_MOD_MNLP_SERDES_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_546 546 PSC0_PSC_MOD_MNLP_SERDES_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_547 547 PSC0_PSC_MOD_MNLP_SERDES_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_548 548 PSC0_PSC_MOD_MNLP_SERDES_4_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_549 549 PSC0_PSC_MOD_MNLP_SERDES_5_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_550 550 PSC0_PSC_MOD_MNLP_DMTIMER_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_551 551 PSC0_PSC_MOD_MNLP_DMTIMER_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_552 552 PSC0_PSC_MOD_MNLP_DMTIMER_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_553 553 PSC0_PSC_MOD_MNLP_DMTIMER_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_554 554 PSC0_PSC_MOD_MNLP_C71X_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_555 555 PSC0_PSC_MOD_MNLP_C71X_0_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_556 556 PSC0_PSC_MOD_MNLP_C71X_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_557 557 PSC0_PSC_MOD_MNLP_C71X_1_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_558 558 PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_559 559 PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_560 560 PSC0_PSC_MOD_MNLP_A72_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_561 561 PSC0_PSC_MOD_MNLP_A72_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_562 562 PSC0_PSC_MOD_MNLP_A72_CLUSTER_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_563 563 PSC0_PSC_MOD_MNLP_A72_CLUSTER_1_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_564 564 PSC0_PSC_MOD_MNLP_A72_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_565 565 PSC0_PSC_MOD_MNLP_A72_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_566 566 PSC0_PSC_MOD_MNLP_GPUCOM_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_567 567 PSC0_PSC_MOD_MNLP_GPUPBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_568 568 PSC0_PSC_MOD_MNLP_GPUCORE_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_569 569 PSC0_PSC_MOD_MNLP_C66X_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_570 570 PSC0_PSC_MOD_MNLP_C66X_PBIST_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_571 571 PSC0_PSC_MOD_MNLP_C66X_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_572 572 PSC0_PSC_MOD_MNLP_C66X_PBIST_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_573 573 PSC0_PSC_MOD_MNLP_PULSAR_0_R5_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_574 574 PSC0_PSC_MOD_MNLP_PULSAR_0_R5_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_575 575 PSC0_PSC_MOD_MNLP_PULSAR_PBIST_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_576 576 PSC0_PSC_MOD_MNLP_PULSAR_1_R5_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_577 577 PSC0_PSC_MOD_MNLP_PULSAR_1_R5_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_578 578 PSC0_PSC_MOD_MNLP_PULSAR_PBIST_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_579 579 PSC0_PSC_MOD_MNLP_DECODE_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_580 580 PSC0_PSC_MOD_MNLP_DECODE_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_581 581 PSC0_PSC_MOD_MNLP_ENCODE_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_582 582 PSC0_PSC_MOD_MNLP_ENCODE_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_583 583 PSC0_PSC_MOD_MNLP_DMPAC_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_584 584 PSC0_PSC_MOD_MNLP_SDE_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_585 585 PSC0_PSC_MOD_MNLP_DMPAC_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_586 586 PSC0_PSC_MOD_MNLP_VPAC_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_587 587 PSC0_PSC_MOD_MNLP_VPAC_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_588 588 PSC0_PSC_MOD_MNLP_A72_CLSTR0_CORE2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_589 589 PSC0_PSC_MOD_MNLP_A72_CLSTR0_CORE3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_590 590 PSC0_PSC_MOD_MNLP_A72_CLSTR1_CORE2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_591 591 PSC0_PSC_MOD_MNLP_A72_CLSTR1_CORE3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_592 592 PSC0_PSC_MOD_MNLP_VPAC_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_593 593 PSC0_PSC_MOD_MNLP_VPAC_1_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_594 594 PSC0_PSC_MOD_MNLP_ENCODE_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_595 595 PSC0_PSC_MOD_MNLP_ENCODE_1_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_596 596 PSC0_PSC_MOD_MNLP_CSITX_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_597 597 PSC0_PSC_MOD_MNLP_TX_DPHY_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_598 598 PSC0_PSC_MOD_MNLP_DSI_1_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_599 599 PSC0_PSC_MOD_MNLP_CPSW_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_600 600 PSC0_PSC_MOD_MNLP_EMIF_DATA_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_601 601 PSC0_PSC_MOD_MNLP_EMIF_CFG_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_602 602 PSC0_PSC_MOD_MNLP_PULSAR_2_R5_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_603 603 PSC0_PSC_MOD_MNLP_PULSAR_2_R5_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_604 604 PSC0_PSC_MOD_MNLP_PULSAR_2_PBIST_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_605 605 PSC0_PSC_MOD_MNLP_SPARE_4_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_606 606 PSC0_PSC_MOD_MNLP_SPARE_5_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_607 607 PSC0_PSC_MOD_MNLP_SPARE_6_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_608 608 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_609 609 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_610 610 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_611 611 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_612 612 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_4_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_613 613 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_5_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_614 614 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_6_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_615 615 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PDAON_7_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_616 616 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_GPUCOM1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_617 617 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_GPUPBIST1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_618 618 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_GPUCORE1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_619 619 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PD2_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_620 620 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_EMIF_DATA_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_621 621 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_EMIF_CFG_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_622 622 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_MSMC_L1_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_623 623 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_DRU_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_624 624 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_ANA_PBIST_0_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_625 625 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_MSMC_L1_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_626 626 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_DRU_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_627 627 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_ANA_PBIST_1_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_628 628 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_MSMC_L1_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_629 629 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_DRU_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_630 630 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_ANA_PBIST_2_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_631 631 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_MSMC_L1_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_632 632 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_DRU_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_633 633 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_ANA_PBIST_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_LVL_EVENT_IN_634 634 AM_BOLT_PSC_WRAP0_PSC_MOD_MNLP_BSPARE_PD7_3_CS1_CLKSTOP_REQ_0
ESM0_ESM_PLS_EVENT0_IN_640 640 R5FSS0_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_640 640 R5FSS0_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_640 640 R5FSS0_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_641 641 R5FSS0_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_641 641 R5FSS0_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_641 641 R5FSS0_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_642 642 R5FSS0_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_642 642 R5FSS0_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_642 642 R5FSS0_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_643 643 R5FSS0_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_643 643 R5FSS0_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_643 643 R5FSS0_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_644 644 R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_644 644 R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_644 644 R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_645 645 R5FSS0_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_645 645 R5FSS0_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_645 645 R5FSS0_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_646 646 R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_646 646 R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_646 646 R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_647 647 R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_647 647 R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_647 647 R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_648 648 R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT1_IN_648 648 R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT2_IN_648 648 R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT0_IN_650 650 R5FSS1_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_650 650 R5FSS1_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_650 650 R5FSS1_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_651 651 R5FSS1_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_651 651 R5FSS1_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_651 651 R5FSS1_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_652 652 R5FSS1_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_652 652 R5FSS1_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_652 652 R5FSS1_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_653 653 R5FSS1_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_653 653 R5FSS1_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_653 653 R5FSS1_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_654 654 R5FSS1_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_654 654 R5FSS1_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_654 654 R5FSS1_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_655 655 R5FSS1_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_655 655 R5FSS1_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_655 655 R5FSS1_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_656 656 R5FSS1_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_656 656 R5FSS1_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_656 656 R5FSS1_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_657 657 R5FSS1_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_657 657 R5FSS1_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_657 657 R5FSS1_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_658 658 R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT1_IN_658 658 R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT2_IN_658 658 R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT0_IN_660 660 COMPUTE_CLUSTERHP0_GIC500SS_0_GIC_AXIM_ERR_0
ESM0_ESM_PLS_EVENT1_IN_660 660 COMPUTE_CLUSTERHP0_GIC500SS_0_GIC_AXIM_ERR_0
ESM0_ESM_PLS_EVENT2_IN_660 660 COMPUTE_CLUSTERHP0_GIC500SS_0_GIC_AXIM_ERR_0
ESM0_ESM_PLS_EVENT0_IN_661 661 COMPUTE_CLUSTERHP0_GIC500SS_0_GIC_ECC_FATAL_0
ESM0_ESM_PLS_EVENT1_IN_661 661 COMPUTE_CLUSTERHP0_GIC500SS_0_GIC_ECC_FATAL_0
ESM0_ESM_PLS_EVENT2_IN_661 661 COMPUTE_CLUSTERHP0_GIC500SS_0_GIC_ECC_FATAL_0
ESM0_ESM_PLS_EVENT0_IN_664 664 GPIOMUX_INTRTR0_OUTP_0
ESM0_ESM_PLS_EVENT1_IN_664 664 GPIOMUX_INTRTR0_OUTP_0
ESM0_ESM_PLS_EVENT2_IN_664 664 GPIOMUX_INTRTR0_OUTP_0
ESM0_ESM_PLS_EVENT0_IN_665 665 GPIOMUX_INTRTR0_OUTP_1
ESM0_ESM_PLS_EVENT1_IN_665 665 GPIOMUX_INTRTR0_OUTP_1
ESM0_ESM_PLS_EVENT2_IN_665 665 GPIOMUX_INTRTR0_OUTP_1
ESM0_ESM_PLS_EVENT0_IN_666 666 GPIOMUX_INTRTR0_OUTP_2
ESM0_ESM_PLS_EVENT1_IN_666 666 GPIOMUX_INTRTR0_OUTP_2
ESM0_ESM_PLS_EVENT2_IN_666 666 GPIOMUX_INTRTR0_OUTP_2
ESM0_ESM_PLS_EVENT0_IN_667 667 GPIOMUX_INTRTR0_OUTP_3
ESM0_ESM_PLS_EVENT1_IN_667 667 GPIOMUX_INTRTR0_OUTP_3
ESM0_ESM_PLS_EVENT2_IN_667 667 GPIOMUX_INTRTR0_OUTP_3
ESM0_ESM_PLS_EVENT0_IN_668 668 GPIOMUX_INTRTR0_OUTP_4
ESM0_ESM_PLS_EVENT1_IN_668 668 GPIOMUX_INTRTR0_OUTP_4
ESM0_ESM_PLS_EVENT2_IN_668 668 GPIOMUX_INTRTR0_OUTP_4
ESM0_ESM_PLS_EVENT0_IN_669 669 GPIOMUX_INTRTR0_OUTP_5
ESM0_ESM_PLS_EVENT1_IN_669 669 GPIOMUX_INTRTR0_OUTP_5
ESM0_ESM_PLS_EVENT2_IN_669 669 GPIOMUX_INTRTR0_OUTP_5
ESM0_ESM_PLS_EVENT0_IN_670 670 GPIOMUX_INTRTR0_OUTP_6
ESM0_ESM_PLS_EVENT1_IN_670 670 GPIOMUX_INTRTR0_OUTP_6
ESM0_ESM_PLS_EVENT2_IN_670 670 GPIOMUX_INTRTR0_OUTP_6
ESM0_ESM_PLS_EVENT0_IN_671 671 GPIOMUX_INTRTR0_OUTP_7
ESM0_ESM_PLS_EVENT1_IN_671 671 GPIOMUX_INTRTR0_OUTP_7
ESM0_ESM_PLS_EVENT2_IN_671 671 GPIOMUX_INTRTR0_OUTP_7
ESM0_ESM_PLS_EVENT0_IN_672 672 R5FSS2_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_672 672 R5FSS2_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_672 672 R5FSS2_CORE0_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_673 673 R5FSS2_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_673 673 R5FSS2_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_673 673 R5FSS2_CORE0_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_674 674 R5FSS2_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_674 674 R5FSS2_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_674 674 R5FSS2_CORE1_ECC_AGGR_ECC_CORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_675 675 R5FSS2_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_675 675 R5FSS2_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_675 675 R5FSS2_CORE1_ECC_AGGR_ECC_UNCORRECTED_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_676 676 R5FSS2_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_676 676 R5FSS2_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_676 676 R5FSS2_COMMON0_SELFTEST_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_677 677 R5FSS2_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_677 677 R5FSS2_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_677 677 R5FSS2_COMMON0_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_678 678 R5FSS2_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_678 678 R5FSS2_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_678 678 R5FSS2_COMMON0_BUS_MONITOR_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_679 679 R5FSS2_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT1_IN_679 679 R5FSS2_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT2_IN_679 679 R5FSS2_COMMON0_VIM_COMPARE_ERR_PULSE_0
ESM0_ESM_PLS_EVENT0_IN_680 680 R5FSS2_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT1_IN_680 680 R5FSS2_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT2_IN_680 680 R5FSS2_CCM_COMPARE_STAT_PULSE_INTR_0
ESM0_ESM_PLS_EVENT0_IN_685 685 RTI32_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_685 685 RTI32_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_685 685 RTI32_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_686 686 RTI33_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_686 686 RTI33_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_686 686 RTI33_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_687 687 RTI15_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_687 687 RTI15_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_687 687 RTI15_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_688 688 RTI0_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_688 688 RTI0_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_688 688 RTI0_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_689 689 RTI1_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_689 689 RTI1_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_689 689 RTI1_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_690 690 RTI2_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_690 690 RTI2_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_690 690 RTI2_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_691 691 RTI3_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_691 691 RTI3_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_691 691 RTI3_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_692 692 RTI4_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_692 692 RTI4_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_692 692 RTI4_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_693 693 RTI5_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_693 693 RTI5_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_693 693 RTI5_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_694 694 RTI6_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_694 694 RTI6_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_694 694 RTI6_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_695 695 RTI7_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_695 695 RTI7_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_695 695 RTI7_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_696 696 RTI28_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_696 696 RTI28_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_696 696 RTI28_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_697 697 RTI29_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_697 697 RTI29_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_697 697 RTI29_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_698 698 RTI30_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_698 698 RTI30_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_698 698 RTI30_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_699 699 RTI31_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_699 699 RTI31_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_699 699 RTI31_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_700 700 RTI16_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_700 700 RTI16_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_700 700 RTI16_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_701 701 RTI17_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_701 701 RTI17_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_701 701 RTI17_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_702 702 RTI18_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_702 702 RTI18_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_702 702 RTI18_INTR_WWD_0
ESM0_ESM_PLS_EVENT0_IN_703 703 RTI19_INTR_WWD_0
ESM0_ESM_PLS_EVENT1_IN_703 703 RTI19_INTR_WWD_0
ESM0_ESM_PLS_EVENT2_IN_703 703 RTI19_INTR_WWD_0