SPRUJ74 January 2023
The QP-ENET uses the PHY of the 138-pin QFN package, designated with the XMK suffix, which supports only the SGMII interface.
The VC8514 device includes three external PHY address pins, PHYADD [4:2] to allow control of multiple PHY devices on a system board sharing a common management bus. These pins set the most significant bits of the PHY address port map. The lower two bits of the address for each port are derived from the physical address of the port (0 to 3) and the setting of the PHY address reversal bit in register 20E1, bit 9.
Ports | SGMII Port1 | SGMII Port2 | SGMII Port3 | SGMII Port4 |
---|---|---|---|---|
Connectors | J1A | J1B | J2A | J2B |
PHY Address | 10010 | 10011 | 10000 | 10001 |
Auto Negotiation | Enabled | Enabled | Enabled | Enabled |
ANEGSel | 10/100/1000 | 10/100/1000 | 10/100/1000 | 10/100/1000 |
CLK_SQUELCH | No RCVRD Clock | No RCVRD Clock | No RCVRD Clock | No RCVRD Clock |