ZHCSEG6F December   2015  – May 2025 TCAN330 , TCAN330G , TCAN332 , TCAN332G , TCAN334 , TCAN334G , TCAN337 , TCAN337G

PRODUCTION DATA  

  1.   1
  2. 1特性
  3. 2应用
  4. 3说明
  5.   Device Options
  6. 4Pin Configuration and Functions
  7. 5Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Switching Characteristics
    7. 5.7 Typical Characteristics
    8. 5.8 Typical Characteristics, TCAN330 Receiver
    9. 5.9 Typical Characteristics, TCAN330 Driver
  8.   Parameter Measurement Information
  9. 6Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 TXD Dominant Timeout (TXD DTO)
      2. 6.3.2 RXD Dominant Timeout (RXD DTO)
      3. 6.3.3 Thermal Shutdown
      4. 6.3.4 Undervoltage Lockout and Unpowered Device
      5. 6.3.5 Fault Pin (TCAN337)
      6. 6.3.6 Floating Pins
      7. 6.3.7 CAN Bus Short Circuit Current Limiting
      8. 6.3.8 ESD Protection
      9. 6.3.9 Digital Inputs and Outputs
    4. 6.4 Device Functional Modes
      1. 6.4.1 CAN Bus States
      2. 6.4.2 Normal Mode
      3. 6.4.3 Silent Mode
      4. 6.4.4 Standby Mode with Wake
      5. 6.4.5 Bus Wake via RXD Request (BWRR) in Standby Mode
      6. 6.4.6 Shutdown Mode
      7. 6.4.7 Driver and Receiver Function Tables
  10. 7Application Information Disclaimer
    1. 7.1 Application Information
      1. 7.1.1 Bus Loading, Length and Number of Nodes
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
        1. 7.2.1.1 CAN Termination
      2. 7.2.2 Detailed Design Procedure
      3. 7.2.3 Application Curves
    3. 7.3 System Examples
      1. 7.3.1 ISO11898 Compliance of TCAN33x Family of 3.3V CAN Transceivers Introduction
      2. 7.3.2 Differential Signal
      3. 7.3.3 Common-Mode Signal and EMC Performance
    4. 7.4 Power Supply Recommendations
    5. 7.5 Layout
      1. 7.5.1 Layout Guidelines
      2. 7.5.2 Layout Example
  11.   Device and Documentation Support
    1. 8.1 接收文档更新通知
    2. 8.2 支持资源
    3. 8.3 商标
    4. 8.4 静电放电警告
    5. 8.5 术语表
  12. 8Revision History
  13. 9Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Switching Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
Device Switching Characteristics
tPROP(LOOP)Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant and dominant to recessiveSee Figure 6-6, S, STB and SHDN = 0V, RL = 60Ω, CL = 100pF, CL(RXD) = 15pF100135ns
tPROP(LOOP)Total Loop delay in highly loaded networkSee Figure 6-6, S, STB and SHDN = 0V, RL = 120Ω, CL = 200pF,
CL(RXD) = 15pF
120180ns
tBUS_SYM_22 Mbps transmitted recessive bit widthSee Figure 6-7, S or STB = 0V, RL = 60Ω, CL = 100pF, CL(RXD) = 15 pF,
tBIT = 500ns
TCAN330G, TCAN332G, TCAN334G and TCAN337G only
435530ns
tREC_SYM_22 Mbps received recessive bit width400550ns
ΔtSYM_22 Mbps receiver timing symmetry
(tREC_SYM_2 - tBUS_SYM_2)
–6540ns
tBUS_SYM_55 Mbps transmitted recessive bit widthSee Figure 6-7, S or STB = 0V, RL = 60Ω, CL = 100pF, CL(RXD) = 15pF,
tBIT = 200ns
TCAN330G, TCAN332G, TCAN334G and TCAN337G only
155210ns
tREC_SYM_55 Mbps received recessive bit width120220ns
ΔtSYM_55 Mbps receiver timing symmetry
(tREC_SYM_5 - tBUS_SYM_5)
–4515ns
tMODEMode change timeSee Figure 6-4 and Figure 6-5.
RL = 60Ω, CL = 100pF,
CL(RXD) = 15pF
510µs
tUV_RE-ENABLERe-enable time after UV eventTime for device to return to normal operation from UV(VCC) under voltage event1000µs
tWK_FILTERBus time to meet Filtered Bus Requirements for Wake Up RequestSee Figure 6-5, Standby mode.
–12V < VCM < 12V
0.54µs
Driver Switching Characteristics
tpHRPropagation delay time, HIGH TXD to Driver RecessiveSee Figure 6-2, S, STB and SHDN = 0V. RL = 60Ω, CL = 100pF,25ns
tpLDPropagation delay time, LOW TXD to Driver Dominant20
tsk(p)Pulse skew (|tpHR - tpLD|)5
trDifferential output signal rise time17
tfDifferential output signal fall time9
tTXD_DTODriver dominant time out (1)See Figure 6-8,
RL = 60Ω, CL = 100pF
1.22.63.8ms
Receiver Switching Characteristics
tpRHPropagation delay time, bus recessive input to high RXD outputSee Figure 6-3, CL(RXD) = 15pF CANL = 1.5V, CANH = 3.5V62ns
tpDLPropagation delay time, bus dominant input to RXD low output56
trOutput signal rise time (RXD)7
tfOutput signal fall time (RXD)6
tRXD_DTOReceiver dominant time out (2)See Figure 6-10, CL(RXD) = 15pF1.635ms
The TXD dominant time out (tTXD_DTO) disables the driver of the transceiver once the TXD has been dominant longer than tTXD_DTO, which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the tTXD_DTO minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/ tTXD_DTO = 11 bits / 1.2 ms = 9.2kbps.
The RXD timeout (tRXD_DTO) disables the RXD output in the case that the bus has been dominant longer than tRXD_DTO, which releases RXD pin to the recessive state (high), thus preventing a dominant bus failure from permanently keeping the RXD pin low. The RXD pin will automatically resume normal operation once the bus has been returned to a recessive state. While this protects the protocol controller from a permanent dominant state, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on RXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the tRXD_DTO minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11 / tRXD_DTO = 11 bits / 1.6ms = 6.9kbps.
TCAN330 TCAN332 TCAN334 TCAN337 TCAN330G TCAN332G TCAN334G TCAN337G Example Timing Diagram for TXD DTO and FAULT PinFigure 5-1 Example Timing Diagram for TXD DTO and FAULT Pin
TCAN330 TCAN332 TCAN334 TCAN337 TCAN330G TCAN332G TCAN334G TCAN337G Example Timing Diagram for RXD DTO and FAULT PinFigure 5-2 Example Timing Diagram for RXD DTO and FAULT Pin