ZHCSA85F August   2012  – February 2019 DLPC410


  1. 特性
  2. 应用
  3. 说明
    1.     Device Images
      1.      简化应用
  4. 修订历史记录
  5. 说明 (续)
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Electrical Characteristics
    5. 7.5 Timing Requirements
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1 DLPC410 Binary Pattern Data Path
        1.  DIN_A, DIN_B, DIN_C, DIN_D Input Data Buses
        2.  DCLKIN Input Clocks
        3.  DVALID Input Signals
        4.  DOUT_A, DOUT_B, DOUT_C, DOUT_D Output Data Buses
        5.  DCLKOUT Output Clocks
        6.  SCTRL Output Signals
        7.  Supported DMD Bus Sizes
        8.  Row Cycle definition
        9.  DLP9500 and DLP9500UV Input Data Formatting
        10. DLP7000 and DLP7000UV Input Data Bus
        11. DLP650LNIR Input Data Bus
      2. 8.3.2 Data Bus Operations
        1. Row Addressing
        2. Single Row Write Operation
        3. No-Op Row Cycle Description
      3. 8.3.3 DMD Block Operations
        1. Mirror Clocking Pulse (MCP)
        2. Reset Active (RST_ACTIVE)
        3. DMD Block Control Signals
          1. Block Mode - BLK_MD1:0)
          2. Block Address - BLK_AD(3:0)
          3. Reset 2 Blocks - RST2BLK
        4. DMD Block Operations
          1. Global Reset (MCP) Consideration
      4. 8.3.4 Other Data Control Inputs
        1. Complement Data
        2. North/South Flip
      5. 8.3.5 Miscellaneous Control Inputs
        1. ARST
        2. CLKIN_R
        3. DMD_A_RESET
        4. Watchdog Timer Enable (WDT_ENABLE)
      6. 8.3.6 Miscellaneous Status Outputs
        1. INIT_ACTIVE
        2. DMD_Type(3:0)
        3. DDC_VERSION(3:0)
        4. LED0
        5. LED1
        6. DLPA200 Control Signals
        7. ECM2M_TP_ (31:0)
    4. 8.4 Device Functional Modes
      1. 8.4.1 DLPC410 Initialization and Training
        1. Initialization
        2. input Data Interface (DIN) Training Pattern
      2. 8.4.2 DLPC410 Operational Modes
        1. Single Block Mode
        2. Single Block Phased Mode
        3. Dual Block Mode
        4. Quad Block Mode
        5. Global Mode
        6. DMD Park Mode
        7. DMD Idle Mode
      3. 8.4.3 LOAD4 Functionality (enabled with DLPR410A)
        1. Enabling LOAD4
        2. Loading Data with LOAD4
        3. Row Mapping with LOAD4
        4. Using Block Clear with LOAD4
        5. Timing Requirements for LOAD4
        6. Global Binary Pattern Rate increases using LOAD4
        7. Special LOAD4 considerations
    5. 8.5 Programming
  9. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Device Description
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
    3. 9.3 Initialization Setup
      1. 9.3.1 Debugging Guidelines
      2. 9.3.2 Initialization
        1. Calibration
        2. DLPA200 Number 1 Initialization
        3. DMD Initialization
          1. DMD Device ID Check
          2. DMD Device OK
        4. DLPA200 Number 2 Initialization
        5. Command Sequence Initialization
      3. 9.3.3 Image Display Issues
        1. Present Data to DLPC410
        2. Load Data to DMD
        3. Mirror Clocking Pulse
  10. 10Power Supply Recommendations
    1. 10.1 Power Down Operation
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Impedance Requirements
      2. 11.1.2 PCB Signal Routing
      3. 11.1.3 Fiducials
      4. 11.1.4 PCB Layout Guidelines
        1. DMD Interface
          1. Trace Length Matching
        2. DLPC410 DMD Decoupling
          1. Decoupling Capacitors
        3. VCC and VCC2
        4. DMD Layout
        5. DLPA200
    2. 11.2 Layout Example
    3. 11.3 DLPC410 Chipset Connections
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 器件标记
      2. 12.1.2 器件命名规则
    2. 12.2 文档支持
      1. 12.2.1 相关文档
    3. 12.3 社区资源
    4. 12.4 商标
    5. 12.5 静电放电警告
    6. 12.6 术语表
  13. 13机械、封装和可订购信息


机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)

Single Block Phased Mode

Single Block Phased Mode is best described as "phasing" the data load operation with the Block Reset operation. The major advantages of Phased Modes (Single, Dual, and Quad) in general are the idea of not having to wait for the micromirror settling time duration to complete prior to the next block reset, and for not having to wait for the Reset Request to complete prior to loading more data. In the example of Figure 15, Block 15 is loaded with data while the Reset operation is taking place for Block 14 (Rst 14). The Reset Request (BLKMD and BLK_AD) for Block 14 needs to be one row cycle in duration minimum but can be extended to additional row cycles. Subsequent row cycles containing a valid Reset Request will be ignored until RST_ACTIVE goes low. Therefore, BLKMD and BLK_AD should transition from a Reset Request to a Block No-Op while RST_ACTIVE is still asserted as once RST_ACTIVE de-asserts there is the likelihood of an undesired Reset Request to be generated on the same block.

In Figure 15, Block 0 is issued a Block Reset concurrently with data being loaded into the next block (1). The Row Cycles of the Block 1 data loading capture the Reset Request for Block 0, and provide continued Row Cycles for the duration of both the Block Load and the Block Reset. Note that the loading of block 1 does not need to wait for the mirror settling time of Block 0. This is repeated until the last block is Reset (which might also contain loading the next Block 0 data). Since the DLP650LNIR block load time is already longer than the RST_ACTIVE time, full utilization of its bandwidth is readily achieved in a single block phased mode.

DLPC410 Single_phased_LongLoad.gifFigure 15. Single Block Phased Mode with Longer Block Load Times

Depending on the DMD type, the RST_ACTIVE duration of 4.5us may be longer than a single block load time. For example, the sequence shown inFigure 16 shows that when the Block Load time is shorter than RST_ACTIVE, one should include Row No-Ops to create a delay until the current RST_ACTIVE transitions low. Once RST_ACTIVE transitions low, the first row cycle of the next block data load can occur while also providing the Reset Request for the previously loaded block. At least one row cycle minimum must be completed to initiate the Reset Request and the next Reset Request must wait until the data is loaded and RST_ACTIVE transitions low.

DLPC410 Single_Phased_ShortLoad.gifFigure 16. Single Block Phased Mode with Short Block Load TImes

Figure 17 is nearly the same as Figure 16 except that the data loading of each block is timed such that it completes loading the block just about the same time the RST_ACTIVE signal goes low. Row No-Op cycles are used to provide the Reset Requests instead of data load row cycles. The benefit of this would be the delayed loading of data could provide more time for the customer application data processing upstream. In both cases, the next block Reset Request cannot be initiated until the previous Reset Request has completed.

DLPC410 Single_Phased_ShortLoad2.gifFigure 17. 2nd Single Block Phased Mode with Short Block Load TImes