ZHCSOP5B august   2021  – june 2023 AFE7900

PRODUCTION DATA  

  1.   1
  2. 1特性
  3. 2应用
  4. 3说明
  5. 4Revision History
  6. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Transmitter Electrical Characteristics
    6. 5.6  RF ADC Electrical Characteristics
    7. 5.7  PLL/VCO/Clock Electrical Characteristics
    8. 5.8  Digital Electrical Characteristics
    9. 5.9  Power Supply Electrical Characteristics
    10. 5.10 Timing Requirements
    11. 5.11 Switching Characteristics
    12. 5.12 Typical Characteristics
      1. 5.12.1  RX Typical Characteristics 30 MHz and 400 MHz
      2. 5.12.2  RX Typical Characteristics at 800MHz
      3. 5.12.3  RX Typical Characteristics 1.75GHz to 1.9GHz
      4. 5.12.4  RX Typical Characteristics 2.6GHz
      5. 5.12.5  RX Typical Characteristics 3.5GHz
      6. 5.12.6  RX Typical Characteristics 4.9GHz
      7. 5.12.7  TX Typical Characteristics at 30MHz and 400MHz
      8. 5.12.8  TX Typical Characteristics at 800MHz
      9. 5.12.9  TX Typical Characteristics at 1.8GHz
      10. 5.12.10 TX Typical Characteristics at 2.6GHz
      11. 5.12.11 TX Typical Characteristics at 3.5GHz
      12. 5.12.12 TX Typical Characteristics at 4.9GHz
      13. 5.12.13 TX Typical Characteristics at 7.1GHz
      14. 5.12.14 PLL and Clock Typical Characteristics
  7. 6Device and Documentation Support
    1. 6.1 接收文档更新通知
    2. 6.2 支持资源
    3. 6.3 商标
    4. 6.4 静电放电警告
    5. 6.5 术语表
  8. 7Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Timing Requirements

Typical values at TA = +25°C, full temperature range is TA,MIN = -40°C to TJ,MAX = +110°C; TX Input Rate = 491.52MSPS, fDAC = 8847.36MSPS; fADC = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.
MIN NOM MAX UNIT
Timing: SYSREF+/-
ts(SYSREF) Setup Time, SYSREF+/- Valid to Rising Edge of CLK+/- 50 ps
th(SYSREF) Hold Time, SYSREF+/- Valid after Rising Edge of CLK+/- 50 ps
Timing: Serial ports
ts(SENB) Setup Time, SENB to Rising Edge of SCLK 15 ns
th(SENB) Hold Time, SENB after last Rising Edge of SCLK (1) 5 + tSCLK ns
ts(SDIO) Setup Time, SDIO valid to Rising Edge of SCLK 15 ns
th(SDIO) Hold Time, SDIO valid after Rising Edge of SCLK 5 ns
t(SCLK)_W Minimum SCLK period: registers write 25 ns
t(SCLK)_R Minimum SCLK period: registers read 50 ns
td(data_out) Minimum Data Output delay after Falling Edge of SCLK 0 ns
Maximum Data Output delay after Falling Edge of SCLK 15 ns
tRESET Minimum RESETZ Pulse Width 1 ms
SDEN\\ need to be held one more extra clock cycle with the last SCLK edge