TMS320VC5507
- High-Performance, Low-Power, Fixed-Point TMS320C55 Digital Signal Processor
- 9.26-, 6.95-, 5-ns Instruction Cycle Time
- 108-, 144-, 200-MHz Clock Rate
- One/Two Instruction(s) Executed per Cycle
- Dual Multipliers [Up to 400 Million Multiply-Accumulates per Second (MMACS)]
- Two Arithmetic/Logic Units (ALUs)
- Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
- 64K × 16-Bit On-Chip RAM, Composed of:
- 64K Bytes of Dual-Access RAM (DARAM) 8 Blocks of 4K × 16-Bit
- 64K Bytes of Single-Access RAM (SARAM) 8 Blocks of 4K × 16-Bit
- 64K Bytes of One-Wait-State On-Chip ROM (32K × 16-Bit)
- 8M × 16-Bit Maximum Addressable External Memory Space (Synchronous DRAM)
- 16-Bit External Parallel Bus Memory Supporting Either:
- External Memory Interface (EMIF) With GPIO Capabilities and Glueless Interface to:
- Asynchronous Static RAM (SRAM)
- Asynchronous EPROM
- Synchronous DRAM (SDRAM)
- External Memory Interface (EMIF) With GPIO Capabilities and Glueless Interface to:
- 16-Bit Parallel Enhanced Host-Port Interface (EHPI) With GPIO Capabilities
- Two 20-Bit Timers
- Watchdog Timer
- Six-Channel Direct Memory Access (DMA) Controller
- Three Multichannel Buffered Serial Ports (McBSPs)
- Programmable Phase-Locked Loop Clock Generator
- Seven (LQFP) or Eight (BGA) General-Purpose I/O (GPIO) Pins and a General- Purpose Output Pin (XF)
- USB Full-Speed (12 Mbps) Slave Port Supporting Bulk, Interrupt and Isochronous Transfers
- Inter-Integrated Circuit (I2C) Multi-Master and Slave Interface
- Real-Time Clock (RTC) With Crystal Input, Separate Clock Domain, Separate Power Supply
- 4-Channel (BGA) or 2-Channel (LQFP) 10-Bit Successive Approximation A/D
- 144-Terminal Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
- 179-Terminal MicroStar BGA (Ball Grid Array) (GHH and ZHH Suffixes)
C55x is a trademark of Texas Instruments.
TMS320C55x and MicroStar BGA are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.
(1)IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
The TMS320VC5507 fixed-point digital signal processor (DSP) is based on the TMS320C55x DSP generation CPU processor core. The C55x DSP architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.
The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit × 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.
The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.
The 128K bytes of on-chip memory on 5507 is sufficient for many hand-held appliances, portable GPS systems, wireless speaker phones, portable PDAs, and gaming devices. Many of these appliances typically require 64K bytes or more on-chip memory but less than 128K bytes of memory, and need to operate in standby mode for more than 60% to 70% of time. For the applications which require more than 128K bytes of on-chip memory but less than 256K bytes of on-chip memory, Texas Instruments (TI) offers the TMS320VC5509A device, which is based on the TMS320C55x DSP core.
The general-purpose input and output functions and the 10-bit A/D provide sufficient pins for status, interrupts, and bit I/O for LCDs, keyboards, and media interfaces. The parallel interface operates in two modes, either as a slave to a microcontroller using the HPI port or as a parallel media interface using the asynchronous EMIF. Serial media is supported through three McBSPs.
The 5507 peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM and SRAM, as well as to high-speed, high-density memories such as synchronous DRAM. Additional peripherals include Universal Serial Bus (USB), real-time clock, watchdog timer, and I2C multi-master and slave interface. Three full-duplex multichannel buffered serial ports (McBSPs) provide glueless interface to a variety of industry-standard serial devices, and multichannel communication with up to 128 separately enabled channels. The enhanced host-port interface (HPI) is a 16-bit parallel interface used to provide host processor access to 32K bytes of internal memory on the 5507. The HPI can be configured in either multiplexed or non-multiplexed mode to provide glueless interface to a wide variety of host processors. The DMA controller provides data movement for six independent channel contexts without CPU intervention, providing DMA throughput of up to two 16-bit words per cycle. Two general-purpose timers, up to eight dedicated general-purpose I/O (GPIO) pins, and digital phase-locked loop (DPLL) clock generation are also included.
The 5507 is supported by the industrys award-winning eXpressDSP, Code Composer Studio Integrated Development Environment (IDE), DSP/BIOS, Texas Instruments algorithm standard, and the industrys largest third-party network. The Code Composer Studio IDE features code generation tools including a C Compiler and Visual Linker, simulator, RTDX, XDS51. emulation device drivers, and evaluation modules. The 5507 is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip and board support libraries.
TI 不提供设计支持
TI 不会为该产品的新工程(例如新内容或软件更新)提供持续的设计支持。如可用,您将在产品文件夹中找到相关的配套资料、软件和工具。您也可以在 TI E2ETM 支持论坛中搜索已归档的信息。
技术文档
设计与开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
TMDSEMU200-U — XDS200 USB 调试探针
XDS200 是用于调试 TI 嵌入式器件的调试探针(仿真器)。对于大多数器件,建议使用较新、成本较低的 XDS110 (www.ti.com/tool/TMDSEMU110-U)。XDS200 在单个仓体中支持更广泛的标准(IEEE1149.1、IEEE1149.7、SWD)。所有 XDS 调试探针在所有具有嵌入式跟踪缓冲器 (ETB) 的 Arm® 和 DSP 处理器中均支持内核和系统跟踪。
XDS200 通过 TI 20 引脚连接器(带有适用于 TI 14 引脚、Arm Cortex® 10 引脚和 Arm 20 引脚的多个适配器)连接到目标板,并通过 USB2.0 高速 (...)
TMDSEMU560V2STM-U — XDS560™ 软件 v2 系统跟踪 USB 调试探针
XDS560v2 是 XDS560™ 系列调试探针中性能最高的一款,同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。 请注意,它不支持串行线调试 (SWD)。
对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器,所有 XDS 调试探针均支持核心和系统跟踪。 对于引脚上的跟踪,则需要使用 XDS560v2 PRO TRACE。
XDS560v2 通过 MIPI HSPT 60 引脚连接器(带有多个用于 TI 14 引脚、TI 20 引脚和 ARM 20 引脚的适配器)连接到目标板,并通过 USB2.0 高速 (...)
TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系统跟踪 USB 和以太网
XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 处理器调试探针(仿真器)的第一种型号。XDS560v2 是 XDS 系列调试探针中性能最高的一款,同时支持传统 JTAG 标准 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。
XDS560v2 System Trace 在其巨大的外部存储器缓冲区中加入了系统引脚跟踪。这种外部存储器缓冲区适用于指定的 TI 器件,通过捕获相关器件级信息,获得准确的总线性能活动和吞吐量,并对内核和外设进行电源管理。此外,对于带有嵌入式缓冲跟踪器 (ETB) 的所有 ARM 和 DSP 处理器,所有 XDS (...)
LB-3P-TRACE32-DSP — 适用于数字信号处理器 (DSP) 的 Lauterbach TRACE32 调试和跟踪系统
Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)
SPRC100 — TMS320C55x DSP 库 (DSPLIB)
DSP 库 (DSPLIB) 是一组面向 C55x DSP 平台的高度优化型 DSP 功能模块。此源代码库包括通用信号处理数学类 C 可调用函数(ANSI-C 语言兼容)和已移植到 C55x DSP 的向量函数。特性部分列出的功能针对 C55x DSP 进行了专门优化。
TELECOMLIB — 用于 TMS320C64x+ 和 TMS320C55x 处理器的电信和媒体库 - FAXLIB、VoLIB 和 AEC/AER
Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)
C55XCODECSAUD — 用于 C55x 的音频编解码器 - 软件和文档
TI 编解码器免费提供,附带生产许可且现在可供下载。全部经过生产测试,可轻松集成到音频和语音应用中。单击“获取软件”按钮(上方),以获取经过测试的最新编解码器版本。该页面及每个安装程序中都包含有数据表和发布说明。
其它信息:
- DSP 和 ARM 编解码器 - 当前库存 - 所有 TI 编解码器
- TI E2E™ 社区
C55XCODECSPCH — 用于 C55x 的语音编解码器 - 软件和文档
TI 编解码器免费提供,附带生产许可且现在可供下载。全部经过生产测试,可轻松集成到音频和语音应用中。单击“获取软件”按钮(上方),以获取经过测试的最新编解码器版本。该页面及每个安装程序中都包含有数据表和发布说明。
其它信息:
- DSP 和 ARM 编解码器 - 当前库存 - 所有 TI 编解码器
- TI E2E™ 社区
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| NFBGA (ZAY) | 179 | Ultra Librarian |
| NFBGA (GBB) | 179 | Ultra Librarian |
| LQFP (PGE) | 144 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。