产品详情

Number of outputs 4 Output type LVPECL Output frequency (max) (MHz) 800 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated integer-N PLL, uWire Rating Catalog
Number of outputs 4 Output type LVPECL Output frequency (max) (MHz) 800 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated integer-N PLL, uWire Rating Catalog
WQFN (RHS) 48 49 mm² (7 mm × 7 mm)

  • 20 fs additive jitter
  • Integrated Integer-N PLL with outstanding normalized phase noise contribution of -224 dBc/Hz
  • Clock output frequency range of 1 to 800 MHz
  • 4 LVPECL clock outputs
  • Dedicated divider and delay blocks on each clock output
  • Pin compatible family of clocking devices
  • 3.15 to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)

  • Target Applications

  • Data Converter Clocking
  • Networking, SONET/SDH, DSLAM
  • Wireless Infrastructure
  • Medical
  • Test and Measurement
  • Military / Aerospace

  • 20 fs additive jitter
  • Integrated Integer-N PLL with outstanding normalized phase noise contribution of -224 dBc/Hz
  • Clock output frequency range of 1 to 800 MHz
  • 4 LVPECL clock outputs
  • Dedicated divider and delay blocks on each clock output
  • Pin compatible family of clocking devices
  • 3.15 to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)

  • Target Applications

  • Data Converter Clocking
  • Networking, SONET/SDH, DSLAM
  • Wireless Infrastructure
  • Medical
  • Test and Measurement
  • Military / Aerospace

  • The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), and four LVPECL clock output distribution blocks.

    Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

    The clock conditioner comes in a 48-pin LLP package and is footprint compatible with other clocking devices in the same family.


    The LMK02002 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), and four LVPECL clock output distribution blocks.

    Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

    The clock conditioner comes in a 48-pin LLP package and is footprint compatible with other clocking devices in the same family.


    下载 观看带字幕的视频 视频

    您可能感兴趣的相似产品

    open-in-new 比较替代产品
    功能与比较器件相似。
    LMK02000 正在供货 具有集成 PLL 和 3 个 LVDS/5 个 LVPECL 输出的 1 至 800MHz 精密时钟分配器 Includes PLL For Use With External VCO/VCXO.
    LMK01000 正在供货 具有 3 个 LVDS 和 5 个 LVPECL 输出的 1.6GHz 高性能时钟缓冲器、分频器和分配器 Distribution, Divide, And Delay Only
    LMK03200 正在供货 具有集成 VCO 的精密 0 延迟时钟调节器 0-delay Outputs With PLL+VCO For Jitter Cleaning And Clock Generation

    技术文档

    未找到结果。请清除搜索并重试。
    查看全部 3
    顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
    * 数据表 LMK02002 Precision Clock Conditioner with Integrated PLL 数据表 2007-8-16
    应用手册 AN-1821 CPRI Repeater System (Rev. A) 2013-4-26
    设计指南 Clock Conditioner Owner's Manual 2006-11-10

    设计与开发

    如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

    软件编程工具

    CODELOADER — CodeLoader Device Register Programming v4.19.0

    The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.

    Which software do I use?

    Product

    (...)

    支持的产品和硬件
    支持软件

    CLOCKDESIGNTOOL — Clock Design Tool Software

    时钟设计工具软件可帮助选择器件、设计环路滤波器,并进行定时器件解决方案仿真。当您输入所需的输出频率和参考频率(可选)后,该工具就会提供能够满足指定要求的 TI 器件、分频器值,并推荐能够尽可能减少抖动的环路滤波器。

    CLOCKDESIGNTOOL 教程视频

    我要使用哪一个软件?

    产品

    环路滤波器和器件配置 + 仿真

    模拟工具

    器件寄存器编程

    LMX24xx PLL 系列

    EasyPLL

    时钟架构

    CodeLoader

    LMX25xx PLL+VCO 系列

    时钟设计工具

    LMK 抖动清除器和分配器

    支持的产品和硬件
    支持软件

    TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

    德州仪器 (TI) 时钟和合成器 (TICS) 专业软件用于对具有以下前缀的产品编号的评估模块 (EVM) 进行编程:CDC、LMK 和 LMX。这些产品包括锁相环和电压控制振荡器 (PLL+VCO)、合成器和时钟器件。

    支持的产品和硬件
    设计工具

    CLOCK-TREE-ARCHITECT — 时钟树架构编程软件

    时钟树架构是一款时钟树综合工具,可根据您的系统要求生成时钟树解决方案,从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据,然后生成系统级多芯片时钟解决方案。

    支持的产品和硬件
    封装 引脚 CAD 符号、封装和 3D 模型
    WQFN (RHS) 48 Ultra Librarian

    订购和质量

    推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

    支持和培训

    可获得 TI 工程师技术支持的 TI E2E™ 论坛

    所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

    如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

    视频