产品详情

CPU 8 Arm Cortex-A720AE Coprocessors 6 Arm Cortex-R52+ Hardware accelerators Deep learning accelerator, Depth and motion processing accelerator, Video decode accelerator, Video encode accelerator Operating system FreeRTOS, INTEGRITY, Linux, QNX, SafeRTOS, u-velOSity Security Cryptographic acceleration, Secure boot TI functional safety category Functional Safety-Compliant Rating Catalog Power supply solution TPS6594-Q1 Operating temperature range (°C) to
CPU 8 Arm Cortex-A720AE Coprocessors 6 Arm Cortex-R52+ Hardware accelerators Deep learning accelerator, Depth and motion processing accelerator, Video decode accelerator, Video encode accelerator Operating system FreeRTOS, INTEGRITY, Linux, QNX, SafeRTOS, u-velOSity Security Cryptographic acceleration, Secure boot TI functional safety category Functional Safety-Compliant Rating Catalog Power supply solution TPS6594-Q1 Operating temperature range (°C) to
FCBGA (ALF) 827 576 mm² 24 x 24

Processor cores:

  • Up-to Eight Arm Cortex-A720AE MPUs
    • Lockstep capable

Real-Time processing CPUs :

  • Up-to 6x Arm® Cortex®-R52+ (or 3x pairs in Lockstep)
    • Virtualization for multi-core processing

System/SOC CPUs:

  • 8x Dual Arm® Cortex®-M55 (Lockstep)

DSP / AI processing :

  • Up to 4x C7™ neural processing unit(NPU)
    • Up to 400 TOPS

Vision and video processing:

  • Up to 16 cameras
  • DMPAC: Dense Optical Flow, Stereo Disparity Engine
  • 4x CSI-2 RX interface, 1x CSI-2 TX output

GPU and display processing:

  • Imagination DXS Family GPU

Display subsystem:

  • eDP1.5/DP2.1
    • Multi-Stream Transport (up to 4 displays, up to 4K60fps)
  • 1x DSI CPHY-2.0/DPHY-2.1
    • Up to 4 lanes per port (muxed with CSI-TX)
  • DSS Controller:
    • 4 pipelines + 1 Writeback path, up to 4k60 per pipe

Networking subsystem:

  • NPAC (Network Processing Accelerator) specialized subsystem for Ethernet switching and packet transfer
  • Integrated Ethernet Switch
    • 8 external ports
    • 10base-T1S (OA3P 3-wire i/f) supported on all ports
    • MACSEC per port, supports line rate

Memory:

  • LPDDR4x/5/5x interface
    • In-line ECC
  • 1x UFS3.0
  • 1x eMMC5.1 HS200
  • 2x XSPI interface up to 400MBps

Security:

  • SHE/EVITA Full compliant HSM, ISO21434 compliant

Functional Safety:

Safety features:

  • Support for full ASIL D or mixed ASIL D / ASIL B with FFI

High-speed serial interfaces:

  • 2x PCIe up to 4L
    • Gen5 controller
    • Root complex or Endpoint
  • 1x USB3.2 (Gen 2)/eUSB2.0

Video acceleration:

  • H.264/H.265 Encode/Decode: 1.0GP/s encode or decode, up to 10b support

Serial interfaces:

  • Up to 170 General-Purpose Input/Output (GPIO) pin capability

TPS6594-Q1 Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL D/SIL 3
  • Flexible mapping to support different use cases

Processor cores:

  • Up-to Eight Arm Cortex-A720AE MPUs
    • Lockstep capable

Real-Time processing CPUs :

  • Up-to 6x Arm® Cortex®-R52+ (or 3x pairs in Lockstep)
    • Virtualization for multi-core processing

System/SOC CPUs:

  • 8x Dual Arm® Cortex®-M55 (Lockstep)

DSP / AI processing :

  • Up to 4x C7™ neural processing unit(NPU)
    • Up to 400 TOPS

Vision and video processing:

  • Up to 16 cameras
  • DMPAC: Dense Optical Flow, Stereo Disparity Engine
  • 4x CSI-2 RX interface, 1x CSI-2 TX output

GPU and display processing:

  • Imagination DXS Family GPU

Display subsystem:

  • eDP1.5/DP2.1
    • Multi-Stream Transport (up to 4 displays, up to 4K60fps)
  • 1x DSI CPHY-2.0/DPHY-2.1
    • Up to 4 lanes per port (muxed with CSI-TX)
  • DSS Controller:
    • 4 pipelines + 1 Writeback path, up to 4k60 per pipe

Networking subsystem:

  • NPAC (Network Processing Accelerator) specialized subsystem for Ethernet switching and packet transfer
  • Integrated Ethernet Switch
    • 8 external ports
    • 10base-T1S (OA3P 3-wire i/f) supported on all ports
    • MACSEC per port, supports line rate

Memory:

  • LPDDR4x/5/5x interface
    • In-line ECC
  • 1x UFS3.0
  • 1x eMMC5.1 HS200
  • 2x XSPI interface up to 400MBps

Security:

  • SHE/EVITA Full compliant HSM, ISO21434 compliant

Functional Safety:

Safety features:

  • Support for full ASIL D or mixed ASIL D / ASIL B with FFI

High-speed serial interfaces:

  • 2x PCIe up to 4L
    • Gen5 controller
    • Root complex or Endpoint
  • 1x USB3.2 (Gen 2)/eUSB2.0

Video acceleration:

  • H.264/H.265 Encode/Decode: 1.0GP/s encode or decode, up to 10b support

Serial interfaces:

  • Up to 170 General-Purpose Input/Output (GPIO) pin capability

TPS6594-Q1 Companion Power Management ICs (PMIC):

  • Functional Safety-Compliant support up to ASIL D/SIL 3
  • Flexible mapping to support different use cases

The TDA5 high-performance compute SoC family is designed to deliver safe and efficient edge AI performance, with capabilities of up to 1200 TOPS, with integrated C7™ NPU and chiplet-ready architecture. This enables seamless progression to L3 autonomous driving in software-defined vehicles, where conditional automation is possible in both urban and highway environments. Additionally, the TDA5 SoCs are well-suited for similar applications in industrial transportation, humanoid and industrial robots, and aerospace and defense with their advanced sensor processing, cybersecurity, and functional safety features.

The TDA5 SoCs feature multiple specialized subsystems, each tailored to address the growing demand for high-performance compute and cross-domain applications. These subsystems include dedicated processing cores and hardware acceleration for security, vision processing, edge AI, display rendering, and networking. By offloading these tasks, the SoCs’ MPU and MCU cores are freed up to focus on user application software. Furthermore, support for PCIe, Ethernet, and other automotive standard peripherals enables safe, secure, and high-speed data transfer between different components and systems.

Building on two decades of leadership in the automotive processor market, the TDA5 architecture is designed to provide a scalable and high-performance solution for a wide range of applications. As an evolution of the TDA4 family, software developed for TDA4 can be easily scaled to the TDA5 family, with minimal rework required. This allows for the reuse of software assets and enables the development of more complex and sophisticated applications. The TDA5 family’s unique combination of high-performance real-time and analytics cores, along with the latest C7™ NPU and next-generation accelerators for image signal processing, makes it an optimized solution for various camera, radar, sensor fusion, and AI applications.

The TDA5 family provides high-performance compute capabilities for both traditional computer vision and deep learning algorithms, with industry-leading power/performance ratios. The high level of system integration enables lower costs for advanced automotive platforms, supporting multiple sensor modalities in centralized ECUs, multiple sensor domains, or a centralized automotive computer. Key processing and acceleration cores include the latest-generation C7™ DSP with scalar and vector cores, dedicated deep learning acceleration, latest application and GPU cores for general compute, a vision and imaging subsystem, video codec, network packet processing accelerator, and Ethernet switch, as well as a dedicated security subsystem. These cores are carefully integrated into an SoC architecture designed from the ground up to support functional safety at a system level, ensuring the highest level of reliability and performance in safety-critical applications.

The TDA5 high-performance compute SoC family is designed to deliver safe and efficient edge AI performance, with capabilities of up to 1200 TOPS, with integrated C7™ NPU and chiplet-ready architecture. This enables seamless progression to L3 autonomous driving in software-defined vehicles, where conditional automation is possible in both urban and highway environments. Additionally, the TDA5 SoCs are well-suited for similar applications in industrial transportation, humanoid and industrial robots, and aerospace and defense with their advanced sensor processing, cybersecurity, and functional safety features.

The TDA5 SoCs feature multiple specialized subsystems, each tailored to address the growing demand for high-performance compute and cross-domain applications. These subsystems include dedicated processing cores and hardware acceleration for security, vision processing, edge AI, display rendering, and networking. By offloading these tasks, the SoCs’ MPU and MCU cores are freed up to focus on user application software. Furthermore, support for PCIe, Ethernet, and other automotive standard peripherals enables safe, secure, and high-speed data transfer between different components and systems.

Building on two decades of leadership in the automotive processor market, the TDA5 architecture is designed to provide a scalable and high-performance solution for a wide range of applications. As an evolution of the TDA4 family, software developed for TDA4 can be easily scaled to the TDA5 family, with minimal rework required. This allows for the reuse of software assets and enables the development of more complex and sophisticated applications. The TDA5 family’s unique combination of high-performance real-time and analytics cores, along with the latest C7™ NPU and next-generation accelerators for image signal processing, makes it an optimized solution for various camera, radar, sensor fusion, and AI applications.

The TDA5 family provides high-performance compute capabilities for both traditional computer vision and deep learning algorithms, with industry-leading power/performance ratios. The high level of system integration enables lower costs for advanced automotive platforms, supporting multiple sensor modalities in centralized ECUs, multiple sensor domains, or a centralized automotive computer. Key processing and acceleration cores include the latest-generation C7™ DSP with scalar and vector cores, dedicated deep learning acceleration, latest application and GPU cores for general compute, a vision and imaging subsystem, video codec, network packet processing accelerator, and Ethernet switch, as well as a dedicated security subsystem. These cores are carefully integrated into an SoC architecture designed from the ground up to support functional safety at a system level, ensuring the highest level of reliability and performance in safety-critical applications.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 2
类型 标题 下载最新的英语版本 日期
* 数据表 TDA54x Jacinto™ Processors 数据表 PDF | HTML 2025年 12月 9日
应用简报 Accelerating next-generation automotive designs with the TDA5 Virtualizer™ Development Kit PDF | HTML 2025年 12月 23日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

软件开发套件 (SDK)

SNPS-3P-TDA5-VDK — 适用于 TDA5 驱动辅助 SoC 的 Synopsys 虚拟开发套件

The TDA5 Virtualizer Development Kit (VDK), built with Synopsys Virtualizer™, enables software development on a register-accurate simulation of TDA5 drive assist SoCs. This creates an electronics digital twin of production systems to execute unmodified binaries of production software (SW) with (...)
来源:Synopsys
IDE、配置、编译器或调试器

CCSTUDIO Code Composer Studio 集成式开发环境 (IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It is comprised of a rich suite of tools used to build, debug, analyze and optimize embedded applications. Code Composer Studio is available across Windows®, Linux® and macOS® platforms.

(...)

支持的产品和硬件

支持的产品和硬件

此设计资源支持这些类别中的大部分产品。

查看产品详情页,验证是否能提供支持。

启动 下载选项
支持软件

TDA54-SW Software package enabling development on TDA54

This folder contains the restricted software packages for TDA54 enabling software development.
支持的产品和硬件

支持的产品和硬件

产品
汽车驾驶辅助 SoC
TDA54-Q1 Premium SoC with next generation C7™ NPU for advanced AI in ADAS and software defined vehicles
软件
软件开发套件 (SDK)
SNPS-3P-TDA5-VDK 适用于 TDA5 驱动辅助 SoC 的 Synopsys 虚拟开发套件
封装 引脚 CAD 符号、封装和 3D 模型
FCBGA (ALF) 827 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频