产品详细信息

Function Clock synthesizer Number of outputs 5 Output frequency (Max) (MHz) 230 Core supply voltage (V) 1.8 Output supply voltage (V) 3.3, 2.5 Input type XTAL, LVCMOS Output type LVCMOS Operating temperature range (C) -40 to 85 Features Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC) Rating Catalog
Function Clock synthesizer Number of outputs 5 Output frequency (Max) (MHz) 230 Core supply voltage (V) 1.8 Output supply voltage (V) 3.3, 2.5 Input type XTAL, LVCMOS Output type LVCMOS Operating temperature range (C) -40 to 85 Features Integrated EEPROM, Multiplier or divider, Spread-spectrum clocking (SSC) Rating Catalog
TSSOP (PW) 16 22 mm² 4.4 x 5
  • Member of Programmable Clock Generator Family
    • CDCEx913: 1-PLL, 3 Outputs
    • CDCEx925: 2-PLL, 5 Outputs
    • CDCEx925: 3-PLL, 7 Outputs
    • CDCEx949: 4-PLL, 9 Outputs
  • In-System Programmability and EEPROM
    • Serial Programmable Volatile Register
    • Nonvolatile EEPROM to Store Customer Settings
  • Flexible Input Clocking Concept
    • External Crystal: 8 MHz to 32 MHz
    • On-Chip VCXO: Pull Range ±150 ppm
    • Single-Ended LVCMOS Up to 160 MHz
  • Free Selectable Output Frequency Up to 230  MHz
  • Low-Noise PLL Core
    • PLL Loop Filter Components Integrated
    • Low Period Jitter (Typical 60 ps)
  • Separate Output Supply Pins
    • CDCE925: 3.3 V and 2.5 V
    • CDCEL925: 1.8 V
  • Flexible Clock Driver
    • Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
    • Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
    • Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
    • Programmable SSC Modulation
    • Enables 0-PPM Clock Generation
  • 1.8-V Device Power Supply
  • Wide Temperature Range: –40°C to 85°C
  • Packaged in TSSOP
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • APPLICATIONS
    • D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

All other trademarks are the property of their respective owners

  • Member of Programmable Clock Generator Family
    • CDCEx913: 1-PLL, 3 Outputs
    • CDCEx925: 2-PLL, 5 Outputs
    • CDCEx925: 3-PLL, 7 Outputs
    • CDCEx949: 4-PLL, 9 Outputs
  • In-System Programmability and EEPROM
    • Serial Programmable Volatile Register
    • Nonvolatile EEPROM to Store Customer Settings
  • Flexible Input Clocking Concept
    • External Crystal: 8 MHz to 32 MHz
    • On-Chip VCXO: Pull Range ±150 ppm
    • Single-Ended LVCMOS Up to 160 MHz
  • Free Selectable Output Frequency Up to 230  MHz
  • Low-Noise PLL Core
    • PLL Loop Filter Components Integrated
    • Low Period Jitter (Typical 60 ps)
  • Separate Output Supply Pins
    • CDCE925: 3.3 V and 2.5 V
    • CDCEL925: 1.8 V
  • Flexible Clock Driver
    • Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
    • Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth®, WLAN, Ethernet™, and GPS
    • Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
    • Programmable SSC Modulation
    • Enables 0-PPM Clock Generation
  • 1.8-V Device Power Supply
  • Wide Temperature Range: –40°C to 85°C
  • Packaged in TSSOP
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • APPLICATIONS
    • D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

All other trademarks are the property of their respective owners

The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to two independent configurable PLLs.

The CDCEx925 has a separate output supply pin, VDDOUT, which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.

The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS), or interface (USB, IEEE1394, memory stick) clocks from a 27-MHz reference input frequency, for example.

All PLLs support SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three, free programmable control inputs, S0, S1, and S2, can be used to select different frequencies, or change the SSC setting for lowering EMI, or other control features like outputs disable to low, outputs in high-impedance state, power down, PLL bypass, and so forth.

The CDCx925 operates in a 1.8-V environment and in a temperature range of –40°C to 85°C.

The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to two independent configurable PLLs.

The CDCEx925 has a separate output supply pin, VDDOUT, which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.

The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS), or interface (USB, IEEE1394, memory stick) clocks from a 27-MHz reference input frequency, for example.

All PLLs support SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be reprogrammed to a different application configuration before it goes onto the PCB or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three, free programmable control inputs, S0, S1, and S2, can be used to select different frequencies, or change the SSC setting for lowering EMI, or other control features like outputs disable to low, outputs in high-impedance state, power down, PLL bypass, and so forth.

The CDCx925 operates in a 1.8-V environment and in a temperature range of –40°C to 85°C.

下载

技术文档

star = TI 精选相关文档
未找到结果。请清除搜索,并重试。
显示全部 13 项
类型 标题 下载最新的英文版本 日期
* 数据表 CDCE(L)925: Flexible Low Power LVCMOS Clock Generator With SSC Support for EMI Reduction 数据表 (Rev. I) 2016年 10月 27日
技术文章 How to select an optimal clocking solution for your FPGA-based design 2015年 12月 9日
技术文章 Clocking sampled systems to minimize jitter 2014年 7月 31日
技术文章 Timing is Everything: How to optimize clock distribution in PCIe applications 2014年 3月 28日
应用手册 VCXO Application Guideline for CDCE(L)9xx Family (Rev. A) 2012年 4月 23日
用户指南 CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) 2010年 11月 22日
用户指南 CDCE(L)9xx Performance Evaluation Module (Rev. A) 2010年 7月 7日
应用手册 General I2C / EEPROM usage for the CDCE(L)9xx family 2010年 1月 26日
应用手册 Troubleshooting I2C 2009年 10月 19日
应用手册 Usage of I2C for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 2009年 9月 23日
用户指南 CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual 2008年 12月 9日
应用手册 Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency 2008年 3月 31日
应用手册 Practical consideration on choosing a crystal for CDCE(L)9xx family 2008年 3月 24日

设计与开发

有关其他条款或所需资源,请点击下面的任何链接来查看详情页面。

评估板

CDCE925PERF-EVM — CDCE925 性能评估模块

The CDCE925Perf-Evaluation Module allows the verification of the functionality and performance of CDCE925 and CDCEL925 with the options of crystal and 1.8 V LVCMOS inputs. The outputs can be connected to the Oscilloscope directly with SMA cables.

现货
数量限制: 2
评估板

CDCEL9XXPROGEVM — CDCE(L)949 系列 EEPROM 编程板

CDCE(L)949 系列时钟发生器集成了 EEPROM,允许在启动后保存默认频率设置。CDCEL9XXPROGEVM 是允许对原型样片或小批量生产进行快速编程的编程板。它适用于该系列的全部 8 款器件:CDCE949、CDCE937、CDCE925、CDCE913、CDCEL949、CDCEL937、CDCEL925 和 CDCEL913,并且带有易于使用的通用插座。

此外还提供另一个用于性能测试和评估的 EVM,其器件型号为 CDCE(L)9xxPERF-EVM,此性能评估模块适用于每个单独器件。

现货
数量限制: 2
评估板

DP83822EVM — DP83822I 10Mbps 和 100Mbps 以太网 PHY 评估模块

DP83822EVM 支持 100BASE-FX、100BASE-TX 和 10BASE-Te。此参考设计已通过 UNH 的合规性测试和验证。它还经过 A 级排放认证,符合 +/-8kV IEC61000-4-2(接触放电)标准。

DP83822EVM 包括两个板载状态 LED、带有板载 LDO 的 5V USB,并且可使用 USB-2-MDIO 工具进行 SMI 访问。提供 4 级搭接,因此无需直接访问 PHY 寄存器便可进行系统配置。外部电源可连接到各个指定电压轨以进行进一步系统评估。DP83822EVM 支持节能以太网、局域网唤醒、帧起始检测 IEEE 1588 时间戳和可配置 I/O 电压。

现货
数量限制: 2
驱动程序或库

CDCE925SW-LINUX — 用于 CDCE925 的 Linux 驱动程序

Linux 驱动程序支持具有 2.5V 或 3.3V LVCMOS 输出的 CDCE925 可编程 2-PLL VCXO 时钟合成器。Linux 驱动程序支持通过 I2C 总线进行通信。
Linux 主线状态

在 Linux 主线中提供:是
可通过 git.ti.com 获取:不适用

支持的器件:
  • cdce925
Linux 源文件

与该器件关联的文件为:

  1. drivers/clk/clk-cdce925.c
  2. Documentation/devicetree/bindings/clock/ti,cdce925.txt
源文件

drivers/clk/clk-cdce925.c

Linux 器件树文档

Documentation/devicetree/bindings/clock/ti,cdce925.txt

 

启用驱动程序支持

使用“make (...)
驱动程序或库

Drivers for the CDCEL9xx programmer EVM

SCAC131.ZIP (77 KB)
评估模块 (EVM) 的 GUI

TI-Pro-Clock Programming Software (Rev. F)

SCAC073F.ZIP (88940 KB)
软件编程工具

CLOCKPRO — ClockPro™ 程序设计软件

TI's ClockPro software allows users to program/configure the following devices in a friendly GUI interface:
  • CDCE949
  • CDCE937
  • CDCE925
  • CDCE913
  • CDCE906
  • CDCE706
  • CDCEL949
  • CDCEL937
  • CDCEL925
  • CDCEL913

It is intended to be used with the evaluation modules of the above devices.

支持软件

ClockPro Software (Rev. E)

SCAC119E.ZIP (4405 KB)
仿真工具

PSPICE-FOR-TI — PSPICE® for TI design and simulation tool

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI 器件、了解产品系列、打开测试台并对您的设计进行仿真,从而进一步分析选定的器件。您还可对多个 TI 器件进行联合仿真,以更好地展现您的系统。

除了一个完整的预加载模型库之外,您还可以在 PSPICE-FOR-TI 工具中轻松访问 TI 器件的全新技术资料。在您确认找到适合您应用的器件后,可访问 TI store 购买产品。 

借助 PSpice for TI,您可使用合适的工具来满足您在整个设计周期(从电路探索到设计开发和验证)的仿真需求。免费获取、轻松入门。立即下载 PSpice 设计和仿真套件,开始您的设计。

入门

  1. 申请使用 PSPICE-FOR-TI 仿真器
  2. 下载并安装
  3. 观看有关仿真入门的培训
设计工具

CLOCK-TREE-ARCHITECT — 时钟树架构编程软件

时钟树架构是一款时钟树综合工具,可根据您的系统要求生成时钟树解决方案,从而帮助您简化设计流程。该工具从庞大的时钟产品数据库中提取数据,然后生成系统级多芯片时钟解决方案。
封装 引脚 下载
TSSOP (PW) 16 了解详情

订购与质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/FIT 估算
  • 材料成分
  • 认证摘要
  • 持续可靠性监测

推荐产品的参数、评估模块或参考设计可能与此 TI 产品相关

支持与培训

视频