SBAU353 October   2021

 

  1.   Trademarks
  2. 1EVM Overview
    1. 1.1 ADS131A04EVM Kit
    2. 1.2 ADS131A04EVM Board
  3. 2ADS131A04EVM Quick Start Guide
  4. 3EVM Analog Interface
    1. 3.1 ADC Analog Input Signal Path
    2. 3.2 ADC External Clock (XTAL1/CLKIN and XTAL2) Options
  5. 4Digital Interface
    1. 4.1 SPI Communication
    2. 4.2 Connection to the PHI
    3. 4.3 Digital Header
    4. 4.4 LaunchPad Connectors
  6. 5Power Supplies
  7. 6ADS131A04EVM Initial Setup
    1. 6.1 Default Jumper Settings
    2. 6.2 EVM Graphical User Interface (GUI) Software Installation
  8. 7ADS131A04EVM Software Reference
    1. 7.1 EVM GUI Global Settings for ADC Control
    2. 7.2 Register Map Configuration Tool
    3. 7.3 Time Domain Display Tool
    4. 7.4 Spectral Analysis Tool
    5. 7.5 Histogram Tool
  9. 8ADS131A04EVM Bill of Materials, PCB Layout, and Schematic
    1. 8.1 Bill of Materials
    2. 8.2 PCB Layout
    3. 8.3 Schematic
  10. 9References

7.1 EVM GUI Global Settings for ADC Control

Although the EVM GUI does not allow direct access to the levels and timing configuration of the ADC digital interface, the EVM GUI does give users high-level control over many other functions of the ADS131A04 including: internal clock dividers, oversampling ratio (OSR), and number of samples to be captured. Figure 7-1 identifies the input parameters of the GUI (as well as their default values) through which the various functions of the ADS131A04 can be exercised.

GUID-0A082358-3A0D-4CA8-A444-7912E6B45FE6-low.gifFigure 7-1 EVM GUI Global Input Parameters

There are four pages available in the ADS131A04EVM GUI. The information area displays the results of each of the pages. Each of these pages display a different control or measurement of the device. The Register Map Config page is used to read and write to the registers of the device. The Time Domain Display page is used to collect a set of data from the device and display the result. The Spectral Analysis page can compute the FFT of the collected data, and the Histogram Analysis page shows a histogram of the collected data and displays basic statistics of the result.

The Single Commands section allows for direct control of the device for three basic functions. First the Reset button sends a signal to the RESET pin to reset the device. The Standby button puts the device into a low-power state in which all channels are disabled, and the reference and other non-essential circuitry are powered down. The Wakeup button exits the standby mode.

The interface section also sets the data rate by setting the internal clock dividers and OSR in the ADC. Finally, this section may used to set the power modes in the registers. The ADS131A04 has two power modes (Low-Power and High-Resolution), which is configured in the A_SYS_CFG register (bit 6). This is used in conjunction with the jumper settings of JP4 for the CLKIN pin, as outlined in Table 3-2. This information is also discussed in Section 3.2.

The Clock and Sampling Rate section allows the user to specify a target SCLK frequency (in Hz) and the GUI tries to match this frequency as closely as possible by changing the PHI PLL settings, but the achievable frequency may differ from the target value entered. This section also displays the sampling rate of the ADC as controlled by the internal clock dividers and the OSR.

The GUI is switched between hardware mode and simulation mode by checking and unchecking the Connected to Hardware box in the top right area of the screen at any time.