ZHCSPA8 March   2024 AFE7950-SP

PRODMIX  

  1.   1
  2. 1特性
  3. 2应用
  4. 3说明
  5. 4Specifications
    1. 4.1  Absolute Maximum Ratings
    2. 4.2  ESD Ratings
    3. 4.3  Recommended Operating Conditions
    4. 4.4  Thermal Information
    5. 4.5  Transmitter Electrical Characteristics
    6. 4.6  RF ADC Electrical Characteristics
    7. 4.7  PLL/VCO/Clock Electrical Characteristics
    8. 4.8  Digital Electrical Characteristics
    9. 4.9  Power Supply Electrical Characteristics
    10. 4.10 Timing Requirements
    11. 4.11 Switching Characteristics
    12. 4.12 Typical Characteristics
      1. 4.12.1  TX Typical Characteristics 800MHz
      2. 4.12.2  TX Typical Characteristics at 1.8GHz
      3. 4.12.3  TX Typical Characteristics at 2.6GHz
      4. 4.12.4  TX Typical Characteristics at 3.5GHz
      5. 4.12.5  TX Typical Characteristics at 4.9GHz
      6. 4.12.6  TX Typical Characteristics at 8.1GHz
      7. 4.12.7  TX Typical Characteristics at 9.6GHz
      8. 4.12.8  RX Typical Characteristics at 800MHz
      9. 4.12.9  RX Typical Characteristics at 1.75-1.9GHz
      10. 4.12.10 RX Typical Characteristics at 2.6GHz
      11. 4.12.11 RX Typical Characteristics at 3.5GHz
      12. 4.12.12 RX Typical Characteristics at 4.9GHz
      13. 4.12.13 RX Typical Characteristics at 8.1GHz
      14. 4.12.14 RX Typical Characteristics at 9.6GHz
  6. 5Device and Documentation Support
    1. 5.1 接收文档更新通知
    2. 5.2 支持资源
    3. 5.3 Trademarks
    4. 5.4 静电放电警告
    5. 5.5 术语表
  7. 6Revision History
  8. 7Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

4.8 Digital Electrical Characteristics

Typical values at TA = +25°C, full temperature range is TA,MIN = -40°C to TJ,MAX = +110°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
CML SerDes Inputs [8:1]SRX+/-
VSRDIFF SerDes Receiver Minimum Input Amplitude 100 mVpp
VSRDIFF SerDes Receiver Maximum Input Amplitude 1200 mVpp
VSRCOM SerDes Minimum Input Common Mode 0.5 V
VSRCOM SerDes Maximum Input Common Mode 0.6 V
ZSRdiff SerDes Internal Differential Termination(1) 115 Ω
FSerDes SerDes Bit Rate Minimum full rate mode 19 Gbps
FSerDes SerDes Bit Rate Maximum full rate mode 24.75 Gbps
FSerDes SerDes Bit Rate Minimum half rate mode 9.5 Gbps
FSerDes SerDes Bit Rate Maximum half rate mode 16.25 Gbps
FSerDes SerDes Bit Rate Minimum quarter rate mode 4.75 Gbps
FSerDes SerDes Bit Rate Maximum quarter rate mode 8.125 Gbps
Insertion Loss Tolerance(2) Serdes supply = 1.8V 25 dB
TJ Total Jitter Tolerance 0.42 UI
CML SerDes Outputs [8:1]STX+/-
VSTDIFF SerDes Transmitter Minimum Output Amplitude differential 500 mVpp
VSTDIFF SerDes Transmitter Maximum Output Amplitude differential 1000 mVpp
VSTCOM SerDes Output Minimum Common Mode 0.5 V
VSTCOM SerDes Output Common Mode 0.6 V
ZSTdiff SerDes Output Impedance 115 Ω
TRF Output rise and fall time 20-80% 8 ps
TEQS Equalization range 7 dB
TTJ Output total jitter 0.21 UI
CMOS I/O: GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1
VIH High-Level Input Voltage 0.6×VDD1P8GPIO V
VIL Low-Level Input Voltage 0.4×VDD1P8GPIO V
VOH High-Level Ouput Voltage VDD1P8GPIO–0.2 V
VOL Low-Level Output Voltage 0.2 V
Differential Inputs: SYSREF+/- Mode A
FSYSREFMAX SYSREF Input Frequency Maximum 40 MHz
VSWINGSRMAX SYSREF Input Swing Maximum 1.8 Vppdiff(3)
VSWINGSRMIN SYSREF Input Swing Minimum fREF < 500MHz 0.3 Vppdiff(3)
VSWINGSRMIN SYSREF Input Swing Minimum fREF > 500MHz 0.6 Vppdiff(3)
VCOMSRMAX SYSREF Input Common Mode Voltage Maximum 0.8 V
VCOMSRMIN SYSREF Input Common Mode Voltage Minimum 0.6 V
ZT Input termination differential 108 (1) Ω
CL Input capacitance Each pin to GND 0.5 pF
LVDS Inputs: 0SYNCIN+/- and 1SYNCIN+/-
VICOM Input Common Voltage 1.2 V
VID Differential Input Voltage swing 450 mVppdiff(3)
ZT Input termination differential 100 Ω
LVDS Outputs: 0SYNCOUT+/- and 1SYNCOUT+/-
VOCOM Output Common Voltage 1.2 V
VOD Differential Output Voltage swing 355 mVppdiff(3)
(1) Default setting. SYSREF termination is programmable between nominally 100Ω, 150Ω and 300Ω
(2) Loss tolerance is bump to bump from STX to SRX
(3) Vppdiff is the difference between the maximum differential voltage (positive value) and minimum differential voltage (negative value).