產品詳細資料

Number of ADC channels 2 Sampling rate (max) (kHz) 96 Analog inputs 3 Control interface I2C Digital audio interface DSP, I2S, L, PCM, R, TDM THD+N (dB) -90 ADC SNR (typ) (dB) 92 Rating Catalog Operating temperature range (°C) -40 to 85 Analog outputs 0
Number of ADC channels 2 Sampling rate (max) (kHz) 96 Analog inputs 3 Control interface I2C Digital audio interface DSP, I2S, L, PCM, R, TDM THD+N (dB) -90 ADC SNR (typ) (dB) 92 Rating Catalog Operating temperature range (°C) -40 to 85 Analog outputs 0
DSBGA (YZH) 16 5.0625 mm² (— mm × — mm)
  • Stereo Audio ADC
    • 92-dBA Signal-to-Noise Ratio
    • Supports ADC Sample Rates From 8 kHz to
      96 kHz
  • Instruction-Programmable Embedded miniDSP
  • Flexible Digital Filtering With RAM Programmable
    Coefficient, Instructions, and Built-In Standard
    Modes
    • Low-Latency IIR Filters for Voice
    • Linear Phase FIR Filters for Audio
    • Additional Programmable IIR Filters for EQ,
      Noise Cancellation, or Reduction
    • Up to 128 Programmable ADC Digital Filter
      Coefficients
  • Three Audio Inputs With Configurable Automatic
    Gain Control (AGC)
    • Programmable in Single-Ended or Fully
      Differential Configurations
    • Can Be Driven Hi-Z for Easy Interoperability
      With Other Audio ICs
  • Low Power Consumption and Extensive Modular
    Power Control:
    • 6-mW Mono Record 8-kHz
    • 11-mW Stereo Record, 8-kHz
    • 10-mW Mono Record, 48-kHz
    • 17-mW Stereo Record, 48-kHz
  • Programmable Microphone Bias
  • Programmable PLL for Clock Generation
  • I2C Control Bus
  • Audio Serial Data Bus Supports I2S, Left/Right-
    Justified, DSP, PCM, and TDM Modes
  • Power Supplies:
    • Analog: 2.6 V–3.6 V.
    • Digital: Core: 1.65 V–1.95 V,
      I/O: 1.1 V–3.6 V
  • 2.24-mm × 2.16-mm NanoFree™ 16-Ball 16-YZH
    Wafer Chip Scale Package (WCSP)
  • APPLICATIONS
    • Wireless Handsets
    • Portable Low-Power Audio Systems
    • Noise Cancellation Systems
    • Front-End Voice or Audio Processor for Digital
      Audio

All other trademarks are the property of their respective owners

  • Stereo Audio ADC
    • 92-dBA Signal-to-Noise Ratio
    • Supports ADC Sample Rates From 8 kHz to
      96 kHz
  • Instruction-Programmable Embedded miniDSP
  • Flexible Digital Filtering With RAM Programmable
    Coefficient, Instructions, and Built-In Standard
    Modes
    • Low-Latency IIR Filters for Voice
    • Linear Phase FIR Filters for Audio
    • Additional Programmable IIR Filters for EQ,
      Noise Cancellation, or Reduction
    • Up to 128 Programmable ADC Digital Filter
      Coefficients
  • Three Audio Inputs With Configurable Automatic
    Gain Control (AGC)
    • Programmable in Single-Ended or Fully
      Differential Configurations
    • Can Be Driven Hi-Z for Easy Interoperability
      With Other Audio ICs
  • Low Power Consumption and Extensive Modular
    Power Control:
    • 6-mW Mono Record 8-kHz
    • 11-mW Stereo Record, 8-kHz
    • 10-mW Mono Record, 48-kHz
    • 17-mW Stereo Record, 48-kHz
  • Programmable Microphone Bias
  • Programmable PLL for Clock Generation
  • I2C Control Bus
  • Audio Serial Data Bus Supports I2S, Left/Right-
    Justified, DSP, PCM, and TDM Modes
  • Power Supplies:
    • Analog: 2.6 V–3.6 V.
    • Digital: Core: 1.65 V–1.95 V,
      I/O: 1.1 V–3.6 V
  • 2.24-mm × 2.16-mm NanoFree™ 16-Ball 16-YZH
    Wafer Chip Scale Package (WCSP)
  • APPLICATIONS
    • Wireless Handsets
    • Portable Low-Power Audio Systems
    • Noise Cancellation Systems
    • Front-End Voice or Audio Processor for Digital
      Audio

All other trademarks are the property of their respective owners

The TLV320ADC3001 device is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier providing up to 40-dB analog gain or AGC. A programmable miniDSP is provided for custom audio processing. Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via I2C, enabling mono or stereo recording. Low power consumption makes the TLV320ADC3001 ideal for battery-powered portable equipment.

The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable noise gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available and may be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be operated in either master or slave mode.

A programmable integrated PLL is included for flexible clock generation and support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.

The TLV320ADC3001 device is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier providing up to 40-dB analog gain or AGC. A programmable miniDSP is provided for custom audio processing. Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via I2C, enabling mono or stereo recording. Low power consumption makes the TLV320ADC3001 ideal for battery-powered portable equipment.

The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable noise gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available and may be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be operated in either master or slave mode.

A programmable integrated PLL is included for flexible clock generation and support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 TLV320ADC3001 Low-Power Stereo ADC With Embedded miniDSP for Wireless Handsets and Portable Audio datasheet (Rev. D) PDF | HTML 2015/8/31
應用說明 Audio Serial Interface Configurations for Audio Codecs (Rev. A) 2019/6/27
應用說明 Coefficient RAM Access Mechanisms.. (Rev. D) 2012/1/25
應用說明 Interfacing an I2S Device to an MSP430 Device (Rev. A) 2010/3/22

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

IDE、配置、編譯器或偵錯程式

PUREPATHSTUDIO — PurePath™ Studio graphical development environment

PurePath™ Studio 繪圖開發環境為容易使用的強大工具,專為簡化音訊產品軟體開發設計,並配備 miniDSP/音訊處理能力。

GDE 可讓您將這些裝置程式化,以支援各種可攜式音訊處理應用的處理需求。您可使用低階與高階音訊處理元件的程式庫,以圖形化方式完成程式設計工作。GDE 音訊元件程式庫包含各種功能,例如數位音量控制、混音器、多工器,等化、音調控制、音量、動態範圍壓縮、低音升壓和環繞音效等等。

支援產品和硬體
計算工具

COEFFICIENT-CALC — Coefficient Calculator For Digital Biquad Filters

COEFFICIENT-CALC (TIBQ) calculates the coefficients for the digital filter biquad transfer function implemented in TI audio codecs. The characteristics of the digital filter are adjusted by selecting a filter type and moving a control point within a window that shows the transfer function gain and (...)

支援產品和硬體
計算工具

SLAR163 — Audio CODEC/ADC PLL Calculator

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
DSBGA (YZH) 16 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片