产品详情

Technology family LVC Number of channels 2 Inputs per channel 2 IOL (max) (mA) 32 IOH (max) (mA) -32 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LVC Number of channels 2 Inputs per channel 2 IOL (max) (mA) 32 IOH (max) (mA) -32 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
DSBGA (YZP) 8 2.8125 mm² (— mm × — mm) SSOP (DCT) 8 11.8 mm² (2.95 mm × 4 mm) VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm)
  • Available in the Texas Instruments
    NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.3 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce)
    < 0.8 V at VCC = 3.3 V, TA =
    25°C
  • Typical VOHV (Output VOH Undershoot)
    > 2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial Power
    Down Mode, and Back Drive Protection
  • Latch-Up Performance Exceeds 100 mA
    Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model
    • 1000-V Charged-Device Model
  • Available in the Texas Instruments
    NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.3 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce)
    < 0.8 V at VCC = 3.3 V, TA =
    25°C
  • Typical VOHV (Output VOH Undershoot)
    > 2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial Power
    Down Mode, and Back Drive Protection
  • Latch-Up Performance Exceeds 100 mA
    Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model
    • 1000-V Charged-Device Model

This dual 2-input positive-NAND gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2G00 device performs the Boolean function Y = A × B or Y = A + B in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This dual 2-input positive-NAND gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC2G00 device performs the Boolean function Y = A × B or Y = A + B in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同且具有相同引脚。
SN74AUP2G00 正在供货 2 通道、2 输入、0.8V 至 3.6V 低功耗与非门 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
功能与比较器件相似。
SN74AHC1G00 正在供货 单路 2 输入、2V 至 5.5V 与非门 Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA
SN74AHC00 正在供货 4 通道、2 输入、2V 至 5.5V 与非门 Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 SN74LVC2G00 Dual 2-Input Positive-NAND Gate 数据表 (Rev. N) PDF | HTML 2015-1-12

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

5-8-LOGIC-EVM — 支持 5 至 8 引脚 DCK、DCT、DCU、DRL 和 DBV 封装的通用逻辑评估模块

灵活的 EVM 设计用于支持具有 5 至 8 引脚数且采用 DCK、DCT、DCU、DRL 或 DBV 封装的任何器件。
用户指南: PDF
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
仿真模型

SN74LVC2G00 Behavioral SPICE Model

SCEM625.ZIP (7 KB) - PSpice 模型
支持的产品和硬件
仿真模型

SN74LVC2G00 IBIS Model (Rev. A)

SCEM251 (243 KB) - IBIS 模型
支持的产品和硬件
参考设计

TIDM-TM4C129CAMERA — 用于 ARM® Cortex®-M 微控制器 (MCU) 的摄像头参考设计

此设计使用 QVGA 显示面板来实现网络摄像头,并利用嵌入式 Web 服务器进行远程监控。  凭借用于 Web 服务器的 250KB 内存容量,TM4C129x 微控制器上有足够的存储器可用于额外定制。

支持的产品和硬件
参考设计

TIPD111 — ECG 的硬件步速检测

此验证设计使用斜率检测概括了 ECG 的硬件速度检测解决方案。此电路可以通过 ADC 的 PACEOUT 引脚直接与 ADS1298 配合使用,将输入馈送给速度检测电路。当检测到速度信号时,电路的输出设计为锁存将从 GPIO 读取的逻辑信号高。

支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
DSBGA (YZP) 8 Ultra Librarian
SSOP (DCT) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频