DS90CP22
- DC - 800 Mbps Low Jitter, Low Skew Operation
- 65 ps (typ) of Pk-Pk Jitter with PRBS = 223−1 Data Pattern at 800 Mbps
- Single +3.3 V Supply
- Less than 330 mW (typ) Total Power Dissipation
- Non-Blocking "'Switch Architecture"'
- Balanced Output Impedance
- Output Channel-to-Channel Skew is 35 ps (typ)
- Configurable as 2:1 mux, 1:2 demux, Repeater or 1:2 Signal Splitter
- LVDS Receiver Inputs Accept LVPECL Signals
- Fast Switch Time of 1.2ns (typ)
- Fast Propagation Delay of 1.3ns (typ)
- Receiver Input Threshold < ±100 mV
- Available in 16 Lead TSSOP and SOIC Packages
- Conforms to ANSI/TIA/EIA-644-1995 LVDS Standard
- Operating Temperature: −40°C to +85°C
All trademarks are the property of their respective owners.
DS90CP22 is a 2x2 crosspoint switch utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The non-blocking design allows connection of any input to any output or outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential crosspoint, 2:1 mux, 1:2 demux, repeater or 1:2 signal splitter. The mux and demux functions are useful for switching between primary and backup circuits in fault tolerant systems. The 1:2 signal splitter and 2:1 mux functions are useful for distribution of serial bus across several rack-mounted backplanes.
The DS90CP22 accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.
The individual LVDS outputs can be put into TRI-STATE by use of the enable pins.
For more details, please refer to the section of this datasheet.
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | DS90CP22 800 Mbps 2x2 LVDS Crosspoint Switch 数据表 (Rev. E) | 2013-4-22 | |||
| 白皮书 | LVDS, CML, ECL-differential interfaces with odd voltages | 2003-5-1 | ||||
| 白皮书 | Digital Microphones - Applications and System Partitioning | 2003-4-1 | ||||
| 白皮书 | Making the Most of Your LVDS - 5 Tips for Buffering Signal Integrity Headaches | 2001-8-1 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
| TSSOP (PW) | 16 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。