产品详情

Resolution (Bits) 24 Sample rate (max) (ksps) 0.24 Number of input channels 8 Interface type SPI Architecture Delta-Sigma Input type Differential, Pseudo-Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 5.5 Input voltage range (min) (V) 0 Features Buffer, Oscillator, PGA Operating temperature range (°C) -40 to 125 Power consumption (typ) (mW) 8800 Analog supply voltage (min) (V) 2.85 Analog supply voltage (max) (V) 5.5 Digital supply (min) (V) 1.65 Digital supply (max) (V) 5.5
Resolution (Bits) 24 Sample rate (max) (ksps) 0.24 Number of input channels 8 Interface type SPI Architecture Delta-Sigma Input type Differential, Pseudo-Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 5.5 Input voltage range (min) (V) 0 Features Buffer, Oscillator, PGA Operating temperature range (°C) -40 to 125 Power consumption (typ) (mW) 8800 Analog supply voltage (min) (V) 2.85 Analog supply voltage (max) (V) 5.5 Digital supply (min) (V) 1.65 Digital supply (max) (V) 5.5
SSOP (DB) 28 79.56 mm² (10.2 mm × 7.8 mm)
  • Up to 26.0 bits of effective resolution
  • Low noise PGA with gain 1 to 128
  • Programmable data rate 2.5SPS to 320kSPS
  • Input buffer range includes ground
  • High Performance
    • Nonlinearity: 0.5ppm FSR (typical)
    • Offset drift: 10nV/°C (gain = 128, typical)
    • Gain drift: 0.5ppm/°C FSR (typical)
    • Noise: 11nVRMS (5SPS, gain = 128, typical)
  • 320kSPS, 160kSPS, 80kSPS speed modes
  • Autozero mode reduces offset error
  • Available in 2mm x 2mm QFN package
  • Input multiplexer with open-sensor detection
  • One-shot conversions with single-cycle settling
  • 35µs conversion time for fast channel scanning
  • Internal, external or crystal clock options
  • General purpose input/output pins
  • Offset and gain calibration
  • Analog power supply range: 2.85V to 5.5V
  • Digital power supply range: 1.65V to 5.5V
  • Fully specified from –40°C to +125°C
  • Up to 26.0 bits of effective resolution
  • Low noise PGA with gain 1 to 128
  • Programmable data rate 2.5SPS to 320kSPS
  • Input buffer range includes ground
  • High Performance
    • Nonlinearity: 0.5ppm FSR (typical)
    • Offset drift: 10nV/°C (gain = 128, typical)
    • Gain drift: 0.5ppm/°C FSR (typical)
    • Noise: 11nVRMS (5SPS, gain = 128, typical)
  • 320kSPS, 160kSPS, 80kSPS speed modes
  • Autozero mode reduces offset error
  • Available in 2mm x 2mm QFN package
  • Input multiplexer with open-sensor detection
  • One-shot conversions with single-cycle settling
  • 35µs conversion time for fast channel scanning
  • Internal, external or crystal clock options
  • General purpose input/output pins
  • Offset and gain calibration
  • Analog power supply range: 2.85V to 5.5V
  • Digital power supply range: 1.65V to 5.5V
  • Fully specified from –40°C to +125°C

The ADS125R11, ADS125R13 and ADS125R14 are high resolution, 24-bit, delta-sigma (ΔΣ), analog-to-digital converters with data rates up to 320kSPS with three, six and nine channels. The ADS125R11 and ADS125R14 are pin-to-pin performance upgrades to the ADS1255 and ADS1256 ADCs.

The ADS125R1x devices provide low offset and gain drift with low INL error. Autozero operation tracks offset error over time and temperature. Three speed modes optimize power consumption, sample rate, bandwidth and resolution for the application.

The ADCs are comprised of an input buffer, PGA, a delta-sigma modulator and a low latency digital filter. The flexible input multiplexer accepts single-ended and differential signals with integrated current sources for open-sensor detection. The input buffer reduces measurement error caused by signal loading of the sensor. The PGA provides gains up to x128 to increase measurement resolution.

The digital filter provides sample rates from 2.5SPS (for high resolution) to 320kSPS (for high throughput and high bandwidth applications). In the 320kSPS mode, eight channels of data are measured in less than 300µs with 16.9 bits effective resolution. The sinc3 filter provides greater than 100dB rejection of 50Hz and 60Hz interference signals.

The SPI-compatible interface supports 2-, 3- or 4-wire communication modes. The SPI CRC helps to verify error-free transmission of data. The register map CRC verifies register settings against unexpected changes. The general-purpose, input-input digital pins offer an output signal for error detection, and a clock output to synchronize other ADCs in multiple channel systems.

The ADS125R11, ADS125R13 and ADS125R14 are high resolution, 24-bit, delta-sigma (ΔΣ), analog-to-digital converters with data rates up to 320kSPS with three, six and nine channels. The ADS125R11 and ADS125R14 are pin-to-pin performance upgrades to the ADS1255 and ADS1256 ADCs.

The ADS125R1x devices provide low offset and gain drift with low INL error. Autozero operation tracks offset error over time and temperature. Three speed modes optimize power consumption, sample rate, bandwidth and resolution for the application.

The ADCs are comprised of an input buffer, PGA, a delta-sigma modulator and a low latency digital filter. The flexible input multiplexer accepts single-ended and differential signals with integrated current sources for open-sensor detection. The input buffer reduces measurement error caused by signal loading of the sensor. The PGA provides gains up to x128 to increase measurement resolution.

The digital filter provides sample rates from 2.5SPS (for high resolution) to 320kSPS (for high throughput and high bandwidth applications). In the 320kSPS mode, eight channels of data are measured in less than 300µs with 16.9 bits effective resolution. The sinc3 filter provides greater than 100dB rejection of 50Hz and 60Hz interference signals.

The SPI-compatible interface supports 2-, 3- or 4-wire communication modes. The SPI CRC helps to verify error-free transmission of data. The register map CRC verifies register settings against unexpected changes. The general-purpose, input-input digital pins offer an output signal for error detection, and a clock output to synchronize other ADCs in multiple channel systems.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 ADS125R1x 3, 6 and 9-Channel, 320kSPS, 24-Bit, ΔΣ ADCs With Input Buffer and PGA 数据表 PDF | HTML 2026-10-16

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

ADS125R14EVM-PDK — ADS125R14 评估模块

The ADS125R14 evaluation module (EVM) is a platform for evaluating the performance of the ADS125R14, which is a 24-bit, 8-channel, 320kSPS, multiplexed delta-sigma (ΔΣ) analog-to-digital converter (ADC) designed for low-latency, high precision data acquisition systems. The ADS125R14 (...)

用户指南: PDF | HTML
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
计算工具

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

模拟工程师计算器旨在加快模拟电路设计工程师经常运用的许多重复性计算。该基于 PC 的工具提供图形界面,其中显示各种常见计算列表,从使用反馈电阻器设置运算放大器增益到选择合适的电路设计元件,以稳定模数转换器 (ADC) 驱动器缓冲器电路。

除了可用作独立工具之外,该计算器还能很好地与模拟工程师口袋参考中所述的概念配合使用。

支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SSOP (DB) 28 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频