TPS3513
- Overvoltage Protection and Lockout for 12 V,
5 V, and 3.3 V - Overcurrent Protection and Lockout for 12 V,
5 V, and 3.3 V - Undervoltage Protection and Lockout for 12 V,
and Undervoltage Detect for 5 V and 3.3 V - Fault-Protection Output With Open Drain Output Stage
- Open-Drain, Power Good Output Signal for Power-Good Input,
3.3 V and 5 V - 300-ms Power-Good Delay
- 75-ms Delay for 5-V and 3.3-V Power Supply
Short-Circuit Turnon Protection - 2.3 ms PSON Control to FPO Turnoff Delay
- 38 ms PSON Control Debounce
- Wide Supply Voltage Range From 4.5 V
to 15 V
The TPS3513 is designed to optimize PC switching power supply system with minimum external components. It provides undervoltage lockout (UVLO), protection circuits, power good indicator, and on/off control.
UVLO thresholds are 4.45 V (on) and 3.65 V (off). Overcurrent protection (OCP) and overvoltage protection (OVP) monitor 3.3 V, 5 V, and 12 V. When an OC or OV condition is detected, the power-good output (PGO) is asserted low and the fault protection output (FPO) is latched high. PSON from low-to-high resets the latch. The OCP function will be enabled 75 ms after PSON goes low, and a debounce of typically 38 ms. A built-in 2.3-ms delay with 38-ms debounce from PSON to FPO output is enabled at turnoff.
An external resistor is connected between the RI pin and the GND pin. This will introduce an accurate I(ref) for OCP function. The I(ref) range is from 12.5 µA to 62.5 µA. The formula for choosing RI resistor is V(RI)/I(ref). Three OCP comparators and the I(ref) section are supplied by VS12. The current draw from the VS12 pin is less than 1 mA.
The power good feature monitors PGI, 3.3 V and 5 V, and issues a power good signal when the output is ready.
The TPS3513 is characterized for operation from –40°C to 85°C.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | PC-Power Supply Supervisor 数据表 (Rev. B) | 2010年 9月 8日 | |||
应用手册 | 设计电压监控器的电阻分压器输入端时的 IQ与精度权衡因素 (Rev. B) | PDF | HTML | 英语版 (Rev.B) | PDF | HTML | 2021年 10月 25日 | |
选择指南 | Voltage Supervisors (Reset ICs) Quick Reference Guide (Rev. H) | 2020年 2月 28日 | ||||
选择指南 | 电源管理指南 2018 (Rev. K) | 2018年 7月 31日 | ||||
选择指南 | 电源管理指南 2018 (Rev. R) | 2018年 6月 25日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | 下载 |
---|---|---|
PDIP (N) | 14 | 查看选项 |
SOIC (D) | 14 | 查看选项 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点