产品详情

Technology family CD4000 Bits (#) 6 Configuration 6 Ch B to A 0 Ch A to B High input voltage (min) (V) 2 High input voltage (max) (V) 18 Vout (min) (V) 2047036 Vout (max) (V) 18 Data rate (max) (Mbps) 24 IOH (max) (mA) -6.8 IOL (max) (mA) -6.8 Supply current (max) (µA) 18 Features 22, 59.4, 181.42 Input type TTL-Compatible CMOS Output type Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -55 to 125
Technology family CD4000 Bits (#) 6 Configuration 6 Ch B to A 0 Ch A to B High input voltage (min) (V) 2 High input voltage (max) (V) 18 Vout (min) (V) 2047036 Vout (max) (V) 18 Data rate (max) (Mbps) 24 IOH (max) (mA) -6.8 IOL (max) (mA) -6.8 Supply current (max) (µA) 18 Features 22, 59.4, 181.42 Input type TTL-Compatible CMOS Output type Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -55 to 125
PDIP (N) 16 181.42 mm² 19.3 x 9.4 SOIC (D) 16 59.4 mm² 9.9 x 6 TSSOP (PW) 16 32 mm² 5 x 6.4
  • Independence of power-supply sequence considerations - VCC can exceed VDD; input signals can exceed both VCC and VDD
  • Up and down level-shifting capability
  • Shiftable input threshold for either CMOS or TTL compatibility
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current @ 20 V
  • Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • 5V, 10 V, and 15 V parametric ratings
  • Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"

Data sheet acquired from Harris Semiconductor.

  • Independence of power-supply sequence considerations - VCC can exceed VDD; input signals can exceed both VCC and VDD
  • Up and down level-shifting capability
  • Shiftable input threshold for either CMOS or TTL compatibility
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current @ 20 V
  • Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • 5V, 10 V, and 15 V parametric ratings
  • Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"

Data sheet acquired from Harris Semiconductor.

CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the VCC logic level to the VDD logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the VCC HIGH logic state. When the SELECT input is a LOW logic state, each circuit translates signals from one CMOS level to another.

The CD4504B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and MT suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the VCC logic level to the VDD logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the VCC HIGH logic state. When the SELECT input is a LOW logic state, each circuit translates signals from one CMOS level to another.

The CD4504B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and MT suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相似
全新 TXH0137D-Q1 预发布 具有开漏输出的汽车级、固定方向、7 位 30V 电压电平转换器 Automotive qualified and higher voltage range with open drain output

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 10
类型 标题 下载最新的英语版本 日期
* 数据表 CD4504B TYPES 数据表 (Rev. D) 2004年 11月 9日
应用简报 利用 TXH 实现高电压电平转换 PDF | HTML 英语版 PDF | HTML 2023年 10月 6日
选择指南 Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
选择指南 Logic Guide (Rev. AB) 2017年 6月 12日
应用手册 Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
选择指南 逻辑器件指南 2014 (Rev. AA) 最新英语版本 (Rev.AB) 2014年 11月 17日
用户指南 LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
应用手册 Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
用户指南 Signal Switch Data Book (Rev. A) 2003年 11月 14日
应用手册 Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 2001年 12月 3日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

14-24-LOGIC-EVM — 采用 14 引脚至 24 引脚 D、DB、DGV、DW、DYY、NS 和 PW 封装的逻辑产品通用评估模块

14-24-LOGIC-EVM 评估模块 (EVM) 旨在支持采用 14 引脚至 24 引脚 D、DW、DB、NS、PW、DYY 或 DGV 封装的任何逻辑器件。

用户指南: PDF | HTML
英语版 (Rev.B): PDF | HTML
TI.com 上无现货
封装 引脚 下载
PDIP (N) 16 查看选项
SOIC (D) 16 查看选项
TSSOP (PW) 16 查看选项

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

支持和培训

视频