ZHCSQ75C June   2022  – March 2023 UCC28C50-Q1 , UCC28C51-Q1 , UCC28C52-Q1 , UCC28C53-Q1 , UCC28C54-Q1 , UCC28C55-Q1 , UCC28C56H-Q1 , UCC28C56L-Q1 , UCC28C57H-Q1 , UCC28C57L-Q1 , UCC28C58-Q1 , UCC28C59-Q1

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Detailed Pin Description
        1. 8.3.1.1 COMP
        2. 8.3.1.2 FB
        3. 8.3.1.3 CS
        4. 8.3.1.4 RT/CT
        5. 8.3.1.5 GND
        6. 8.3.1.6 OUT
        7. 8.3.1.7 VDD
        8. 8.3.1.8 VREF
      2. 8.3.2  Undervoltage Lockout
      3. 8.3.3  ±1% Internal Reference Voltage
      4. 8.3.4  Current Sense and Overcurrent Limit
      5. 8.3.5  Reduced-Discharge Current Variation
      6. 8.3.6  Oscillator Synchronization
      7. 8.3.7  Soft Start
      8. 8.3.8  Enable and Disable
      9. 8.3.9  Slope Compensation
      10. 8.3.10 Voltage Mode
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal Operation
      2. 8.4.2 UVLO Mode
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1  Primary-to-Secondary Turns Ratio of the Flyback Transformer (NPS)
        2. 9.2.2.2  Primary Magnetizing Inductance of the Flyback Transformer (LM)
        3. 9.2.2.3  Number of Turns of the Flyback Transformer Windings
        4. 9.2.2.4  Current Sense Resistors (R24, R25) and Current Limiting
        5. 9.2.2.5  Primary Clamp Circuit (D7, D1, D3, R2, R28) to Limit Voltage Stress
        6. 9.2.2.6  Primary-Side Current Stress and Input Capacitor Selection
        7. 9.2.2.7  Secondary-Side Current Stress and Output Capacitor Selection
        8. 9.2.2.8  VDD Capacitors (C12, C18)
        9. 9.2.2.9  Gate Drive Network (R14, R16, Q6)
        10. 9.2.2.10 VREF Capacitor (C18)
        11. 9.2.2.11 RT/CT Components (R12, C15)
        12. 9.2.2.12 HV Start-Up Circuitry for VDD (Q1, Q2, D2, D4, D6, D8, R5)
        13. 9.2.2.13 Desensitization to CS-pin Noise by RC Filtering, Leading-Edge Blanking, and Slope Compensation
        14. 9.2.2.14 Voltage Feedback Compensation
          1. 9.2.2.14.1 Power Stage Gain, Poles, and Zeroes
          2. 9.2.2.14.2 Compensation Components
          3. 9.2.2.14.3 Bode Plots and Stability Margins
          4. 9.2.2.14.4 Stability Measurements
      3. 9.2.3 Application Curves
    3. 9.3 PCB Layout Recommendations
      1. 9.3.1 PCB Layout Routing Examples
    4. 9.4 Power Supply Recommendations
  10. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Development Support
    2. 10.2 Documentation Support
      1. 10.2.1 Related Documentation
    3. 10.3 Related Links
    4. 10.4 支持资源
    5. 10.5 Trademarks
    6. 10.6 静电放电警告
    7. 10.7 术语表
  11. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

9.2.2.5 Primary Clamp Circuit (D7, D1, D3, R2, R28) to Limit Voltage Stress

At turn-off a high voltage spike appears on the MOSFET due to the transformer’s leakage inductance. This voltage spike can exceed the MOSFETs maximum VDS rating, leading to failure of the device. Therefore, a clamping circuit is required. There are two types of clamping circuits: the RCD clamp and the diode-zener (or TVS) clamp. The TVS clamp provides better light-load efficiency and lower input power at no load than the RCD clamp because the TVS may not activated at lighter output load. The RCD clamp offers additional damping of parasitic ringing and improved EMI. The TVS diode clamp is used in this design example. The series resistor (RCLAMP), R2 // R8 in the schematic, creates a snubber effect for the TVS diode clamp for improved EMI, but the voltage stress on VDS is increased.

The total clamping voltage (VCLAMP) is designed to meet the 90% derating of the primary MOSFET at VIN_MAX. VCLAMP also needs to be higher than the reflected voltage on primary to limit the clamping loss. Two TVS diodes, D1 and D3, are connected in series to share the high clamping loss at full load. In the schematic, each 160-V clamp diode exhibits about 200 V at peak current, so the equivalent VCLAMP is around 400V.

The maximum and minimum clamp voltages can be calculated with the following equations.

Equation 16. V C L A M P _ M A X < V D S _ M A X × 90 % - V I N M A X - I M _ M A X × R C L A M P = 1.7   k V × 0.9 - 1   k V - 2.2   A × 31   Ω = 461   V
Equation 17. V C L A M P _ M I N > V O U T + V F × N P S = 15   V + 0.5   V × 10.2 = 158   V

The voltage rating of the series rectifier diode (D7) needs to be higher than 1.4 kV, which is the summation of 1000 VIN_MAX and 400 VCLAMP, so a 1.6 kV device is chosen assuming 90% derating. Instead of an ultra-fast type, the slow-recovery P/N junction diode should be considered, so that the reverse recovery could help to damp the high-frequency ringing after clamping and also recycle partial leakage energy to secondary side for increased converter efficiency.