ZHCSCY6A June   2014  – July 2014 LMK00804B

PRODUCTION DATA.  

  1. 特性
  2. 应用
  3. 说明
  4. 简化电路原理图
  5. 修订历史记录
  6. Device Comparison Table
  7. Pin Configuration and Functions
  8. Specifications
    1. 8.1  Pin Characteristics
    2. 8.2  Absolute Maximum Ratings
    3. 8.3  Handling Ratings
    4. 8.4  Recommended Operating Conditions
    5. 8.5  Thermal Information
    6. 8.6  Power Supply Characteristics
    7. 8.7  LVCMOS / LVTTL DC Characteristics
    8. 8.8  Differential Input DC Characteristics
    9. 8.9  Electrical Characteristics (VDDO = 3.3 V ± 5%)
    10. 8.10 Electrical Characteristics (VDDO = 2.5 V ± 5%)
    11. 8.11 Electrical Characteristics (VDDO = 1.8 V ± 0.15 V)
    12. 8.12 Electrical Characteristics (VDDO = 1.5 V ± 5%)
    13. 8.13 Typical Characteristics
  9. Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
      1. 10.2.1 26
    3. 10.3 Feature Description
      1. 10.3.1 Clock Enable Timing
    4. 10.4 Device Functional Modes
      1. 10.4.1 Clock Input Function
  11. 11Applications and Implementation
    1. 11.1 Application Information
    2. 11.2 Output Clock Interface Circuit
    3. 11.3 Input Detail
    4. 11.4 Input Clock Interface Circuits
    5. 11.5 Typical Applications
      1. 11.5.1 Design Requirements
      2. 11.5.2 Detailed Design Procedure
      3. 11.5.3 Application Curves
        1. 11.5.3.1 System-Level Phase Noise and Additive Jitter Measurement
    6. 11.6 Do's and Don'ts
      1. 11.6.1 Power Considerations
      2. 11.6.2 Recommendations for Unused Input and Output Pins
      3. 11.6.3 Input Slew Rate Considerations
  12. 12Power Supply Recommendations
    1. 12.1 Power Supply Considerations
      1. 12.1.1 Power-Supply Filtering
      2. 12.1.2 Thermal Management
  13. 13Layout
    1. 13.1 Layout Guidelines
      1. 13.1.1 Ground Planes
      2. 13.1.2 Power Supply Pins
      3. 13.1.3 Differential Input Termination
      4. 13.1.4 LVCMOS Input Termination
      5. 13.1.5 Output Termination
    2. 13.2 Layout Example
  14. 14器件和文档支持
    1. 14.1 器件支持
    2. 14.2 商标
    3. 14.3 静电放电警告
    4. 14.4 术语表
  15. 15机械封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

12 Power Supply Recommendations

12.1 Power Supply Considerations

While there is no strict power supply sequencing requirement, it is generally best practice to sequence the core supply voltage (VDD) before the output supply voltage (VDDO).

12.1.1 Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply terminals and lay out traces with short loops to minimize inductance. TI recommends to adding as many high-frequency (for example, 0.1 µF) bypass capacitors as there are supply terminals in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low DC resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply. It is also imperative to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.

0016.gifFigure 20. Power-Supply Decoupling

12.1.2 Thermal Management

For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate, TA (ambient temperature) plus device power consumption times θJA should not exceed 125°C.

Assuming the conditions in the Power Considerations section and operating at an ambient temperature of 70°C with all outputs loaded, here is an estimate of the LMK00804B junction temperature:

Equation 11. TJ= TA+ PTotal x θJA= 70 °C + (124 mW x 116 °C/W) = 70 °C + 14.4 °C = 84.4 °C

Here are some recommendations for improving heat flow away from the die:

  • Use multi-layer boards
  • Specify a higher copper thickness for the board
  • Increase the number of vias from the top level ground plane under and around the device to internal layers and to the bottom layer with as much copper area flow on each level as possible
  • Apply air flow
  • Leave unused outputs floating