ZHCSN33C November   2017  – December 2024 DLP550JE

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  Storage Conditions
    3. 5.3  ESD Ratings
    4. 5.4  Recommended Operating Conditions
    5. 5.5  Thermal Information
    6. 5.6  Electrical Characteristics
    7. 5.7  Timing Requirements
    8. 5.8  Window Characteristics
    9. 5.9  System Mounting Interface Loads
    10. 5.10 Micromirror Array Physical Characteristics
    11. 5.11 Micromirror Array Optical Characteristics
    12. 5.12 Chipset Component Usage Specification
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Feature Description
      1. 6.2.1 Power Interface
      2. 6.2.2 Timing
    3. 6.3 Optical Interface and System Image Quality Considerations
      1. 6.3.1 Numerical Aperture and Stray Light Control
      2. 6.3.2 Pupil Match
      3. 6.3.3 Illumination Overfill
    4. 6.4 Micromirror Array Temperature Calculation
      1. 6.4.1 Micromirror Array Temperature Calculation
    5. 6.5 Micromirror Power Density Calculation
    6. 6.6 Micromirror Landed-on/Landed-Off Duty Cycle
      1. 6.6.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle
      2. 6.6.2 Landed Duty Cycle and Useful Life of the DMD
      3. 6.6.3 Landed Duty Cycle and Operational DMD Temperature
      4. 6.6.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
  9. 8 Power Supply Recommendations
    1. 8.1 DMD Power-Up and Power-Down Procedures
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 第三方产品免责声明
      2. 9.1.2 Device Nomenclature
      3. 9.1.3 Device Markings
    2. 9.2 支持资源
      1. 9.2.1 Related Documentation
    3. 9.3 接收文档更新通知
    4. 9.4 Trademarks
    5. 9.5 静电放电警告
    6. 9.6 术语表
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5.6 Electrical Characteristics

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VOH High-level output voltage VCC = 3.0V, IOH = –20mA 2.4 V
VOL Low-level output voltage VCC = 3.6V, IOL = 15mA 0.4 V
IOZ High impedance output current VCC = 3.6V 10 µA
IIL Low-level input current VCC = 3.6V, VI = 0V –60 µA
IIH High-level input current(1) VCC = 3.6V, VI = VCC 200 µA
ICC Current into VCC pin VCC = 3.6V 531 mA
ICCI Current into VCC1 pin(2) VCCI = 3.6V 374 mA
IOFFSET Current into VOFFSET pin VOFFSET = 8.75V 25 mA
ZIN Internal Differential Impedance 95 105 Ω
ZLINE Line Differential Impedance (PWB or Trace) 90 100 110 Ω
CI Input capacitance(1) f = 1MHz 10 pF
CO Output capacitance(1) f = 1MHz 10 pF
CIM Input capacitance for MBRST[0:15] pins f = 1MHz 160 210 pF
(1) Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins
(2) To prevent excess current, the supply voltage change |VCCI – VCC| must be less than specified limits listed in the recommended operating conditions.