at TA = 25°C, PVDD = IOVDD
= 3.3 V, external or internal VREFIO = 1.25 V, RLOAD = 50 kΩ to GND,
CLOAD = 100 pF to GND, and digital inputs at IOVDD or GND (unless
otherwise noted)
Figure 6-34 Reference Voltage Temperature Drift
|
–40°C to
+85°C cycles, 60 minutes per cycle, 30 units |
Figure 6-36 Multiple Temperature Cycle Hysteresis
Two minutes after 25°C to
85°C temperature step, 30 units |
|
Figure 6-38 Ambient Temperature Change SettlingFigure 6-40 Reference Output Noise, 0.1 Hz to 10 Hz Figure 6-42 Reference Source and Sink Current Capability Figure 6-35 Reference Voltage Temperature Drift
–40°C to +85°C cycles, 60
minutes per cycle |
|
Figure 6-37 Multiple Temperature Cycle HysteresisFigure 6-39 Reference Voltage Long-Term Stability Figure 6-41 Reference AC PSRR vs frequency Figure 6-43 Initial Accuracy Distribution