ZHCSFY4 December 2016 TAS5780M
PRODUCTION DATA.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | RSTM | Reserved | RSTR | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | Reserved | ||
4 | RSTM | R/W | 0 | Reset Modules – This bit resets the interpolation filter and the DAC modules. Since the DSP is also reset, the coeffient RAM content will also be cleared by the DSP. This bit is auto cleared and can be set only in standby mode. 0: Normal |
3-1 | Reserved | Reserved | ||
0 | RSTR | R/W | 0 | Reset Registers – This bit resets the mode registers back to their initial values. The RAM content is not cleared, but the execution source will be back to ROM. This bit is auto cleared and must be set only when the DAC is in standby mode (resetting registers when the DAC is running is prohibited and not supported). 0: Normal |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DSPR | Reserved | RQST | Reserved | RQPD | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DSPR | R/W | 1 | DSP reset – When the bit is made 0, DSP will start powering up and send out data. This needs to be made 0 only after all the input clocks are (ASI,MCLK,PLLCLK) are settled so that DMA channels do not go out of sync. 0: Normal operation |
6-5 | Reserved | R/W | Reserved | |
4 | RQST | R/W | 0 | Standby Request – When this bit is set, the DAC will be forced into a system standby mode, which is also the mode the system enters in the case of clock errors. In this mode, most subsystems will be powered down but the charge pump and digital power supply. 0: Normal operation |
3-1 | Reserved | R/W | Reserved | |
0 | RQPD | R/W | 0 | Powerdown Request – When this bit is set, the DAC will be forced into powerdown mode, in which the power consumption would be minimum as the charge pump is also powered down. However, it will take longer to restart from this mode. This mode has higher precedence than the standby mode, i.e. setting this bit along with bit 4 for standby mode will result in the DAC going into powerdown mode. 0: Normal operation |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
SYNC | SDZE | SDZS | RQML | Reserved | RQMR | ||
RO | RO | RO | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | SYNC | RO | sync_sig_to_dig – This is the clock signal to BackEnd. The clock frequency when device is running is 98.304 Mhz/1024 = 96 ksps | |
6 | SDZE | RO | sdz_oe_to_dig – Backend IO buffer tristate signal. Will be asserted when LDO input and LDO output PORs are both detected 0: SYNC and SDZ buffers are tristated |
|
5 | SDZS | RO | sdz_sig_to_dig – Backend Power up signal. Will be asserted when AVDD & CPVDD PORs are detected and Line amplifiers are unmuted 0: BackEnd is shutdown |
|
4 | RQML | R/W | 0 | Mute Left Channel – This bit issues soft mute request for the left channel. The volume will be smoothly ramped down/up to avoid pop/click noise. 0: Normal volume |
3-1 | Reserved | R/W | Reserved | |
0 | RQMR | R/W | 0 | Mute Right Channel – This bit issues soft mute request for the right channel. The volume will be smoothly ramped down/up to avoid pop/click noise. 0: Normal volume |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PLCK | Reserved | PLLE | ||||
R/W | R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4 | PLCK | R | 0 | PLL Lock Flag – This bit indicates whether the PLL is locked or not. When the PLL is disabled this bit always shows that the PLL is not locked. 0: The PLL is locked |
3-1 | Reserved | R/W | Reserved | |
0 | PLLE | R | 1 | PLL Enable – This bit enables or disables the internal PLL. When PLL is disabled, the master clock will be switched to the MCLK. 0: Disable PLL |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | OSSL | OSPD | Reserved | OSAD | |||
R/W | RO | RO | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | Reserved | |
5 | OSSL | RO | Oscillator Clock Selected – This bit, when set, indicates that the internal oscillator is being selected as the master clock and that the system is in emergency state where the normal system clock is not available/reliable. 0: Oscillator clock is not selected |
|
4 | OSPD | RO | Oscillator Powerdown Status – This bit, when set, indicates that the oscillator is being powered down, as a result of setting the oscillator to auto disable mode and the oscillator clock is not needed/selected. 0: Oscillator is active |
|
3-1 | Reserved | R/W | Reserved | |
0 | OSAD | R/W | 1 | Oscillator Auto Disable – This bit sets the oscillator to auto disable mode, in which the oscillator is powered down when it is not needed anymore. By disabling the oscillator, both power consumption and potential interference is reduced. 0: Oscillator is always active |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | OI2C | DBPG | FRMD | FSMI | Reserved | ||
R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | Reserved | ||
4 | OI2C | R/W | 0 | old_i2c_mode_reg_r – In Hans, I2C is always in auto increment mode. In old device MSB during control word decides whether is auto-increment mode or not. Writing this bit as 1 enables the older mode. 0: Register Auto increment enabled by default |
3 | DBPG | R/W | 0 | Page auto increment disable – Disable page auto increment mode. for non -zero books. When end of page is reached it goes back to 8th address location of next page when this bit is 0. When this bit is 1 it goes to 0 th location of current page itself like in older part. 0: Enable Page auto increment |
2 | FRMD | R/W | 0 | SPI register read frame delay – When reading non-zero memory locations there is 1 frame delay between address and actual data. Which is read. By making this bit even for book0 register read there will be 1 frame delay to make it consistent across all books 0: No frame delay for SPI read for Book0 registers. |
1 | FSMI | R/W | 0 | SPI MISO function sel: 00: SPI_MISO |
0 | Reserved | R/W | 0 | These bits select the function of the SPI_MISO pin when in SPI mode. If the pin is set as GPIO, register readout via SPI is not possible. |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DEMP | Reserved | SDSL | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4 | DEMP | R/W | 0 | De-Emphasis Enable – This bit enables or disables the de-emphasis filter. The default coefficients are for 44.1 kHz sampling rate, but can be changed by reprogramming the appropriate coeffients in RAM. 0: De-emphasis filter is disabled |
3-1 | Reserved | R/W | Reserved | |
0 | SDSL | R/W | 0 | SDOUT Select – This bit selects what is being output as SDOUT via GPIO pins. 0: SDOUT is the DSP output (post-processing) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | G2OE | MUTEOE | G0OE | Reserved | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | Reserved | |
5 | G2OE | R/W | 0 | GPIO2 Output Enable – This bit sets the direction of the GPIO2 pin 0: GPIO2 is input 1: GPIO2 is output |
4 | MUTEOE | R/W | 0 | MUTE Control Enable – This bit sets an enable of MUTE control from PCM to TPA 0: MUTE control disable 1: MUTE control enable |
3 | G0OE | R/W | 0 | GPIO0 Output Enable – This bit sets the direction of the GPIO0 pin 0: GPIO0 is input 1: GPIO0 is output |
2 | Reserved | R/W | 0 | Reserved |
1-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SCLKP | SCLKO | Reserved | LRCLKFSO | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | Reserved | ||
5 | SCLKP | R/W | 0 | SCLK Polarity – This bit sets the inverted SCLK mode. In inverted SCLK mode, the DAC assumes that the LRCLK and DIN edges are aligned to the rising edge of the SCLK. Normally they are assumed to be aligned to the falling edge of the SCLK. 0: Normal SCLK mode |
4 | SCLKO | R/W | 0 | SCLK Output Enable – This bit sets the SCLK pin direction to output for I2S master mode operation. In I2S master mode the PCM51xx outputs the reference SCLK and LRCLK, and the external source device provides the DIN according to these clocks. Use P0-R32 to program the division factor of the MCLK to yield the desired SCLK rate (normally 64 FS) 0: SCLK is input (I2S slave mode) |
3-1 | Reserved | Reserved | ||
0 | LRKO | R/W | 0 | LRCLK Output Enable – This bit sets the LRCLK pin direction to output for I2S master mode operation. In I2S master mode the PCM51xx outputs the reference SCLK and LRCLK, and the external source device provides the DIN according to these clocks. Use P0-R33 to program the division factor of the SCLK to yield 1 FS for LRCLK. 0: LRCLK is input (I2S slave mode) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DSPG | Reserved | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DSPG | R/W | 0 | DSP GPIO Input – this 8 bit bus reaches the DSP input port. DSP s/w can access these bits for getting any direct control/input from host ny means of this register write |
6-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | RDSP | RDAC | RNCP | ROSR | RSYN | RSCLK | RLRK |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | Reserved | |
6 | RDSP | R/W | 1 | RST uCDSP clock – This bit, when set to 0 will reset the DSP clock divider and thus, halt the DSP clock. 0: DSP clock divider is reset |
5 | RDAC | R/W | 1 | RST DAC clock – This bit, when set to 0 will reset the DAC clock divider and thus, halt the DAC clock and its derivatives. 0: DAC clock divider is reset |
4 | RNCP | R/W | 1 | RST NCP clock – This bit, when set to 0 will reset the OSR clock divider and thus, halt the OSR clock. 0: OSR clock divider is reset |
3 | ROSR | R/W | 1 | RSTOSR clock – This bit, when set to 0 will reset the clock synchronizer and thus, halt the DAC clock and its derivatives. When this bit is set to 1, the dividers un-reset will take place synchronized to the beginning of audio frame. 0: DAC clock and its derivatives are stopped asynchronously |
2 | RSYN | R/W | 1 | RST clock sync – This bit, when set to 0 will reset the clock synchronizer and thus, halt the DAC clock and its derivatives. When this bit is set to 1, the dividers un-reset will take place synchronized to the beginning of audio frame. 0: DAC clock and its derivatives are stopped asynchronously |
1 | RSCLK | R/W | 0 | Master Mode SCLK Divider Reset – This bit, when set to 0, will reset the MCLK divider to generate SCLK clock for I2S master mode. To use I2S master mode, the divider must be enabled and programmed properly. 0: Master mode SCLK clock divider is reset |
0 | RLRK | R/W | 1 | Master Mode LRCLK Divider Reset – This bit, when set to 0, will reset the SCLK divider to generate LRCLK clock for I2S master mode. To use I2S master mode, the divider must be enabled and programmed properly. 0: Master mode LRCLK clock divider is reset |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SREF | SREF | Reserved | SDSP | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | Reserved | |
6-5 | SREF | R/W | 0 | PLL Reference: |
4 | SREF | R/W | 0 | DSP clock source – This bit select the source clock for internal PLL. This bit is ignored and overriden in clock auto set mode. 0: The PLL reference clock is MCLK |
3 | Reserved | R/W | Reserved | |
2-0 | SDSP | R/W | 0 | DAC clock source – These bits select the source clock for DSP clock divider. 000: Master clock (PLL/MCLK and OSC auto-select) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SDAC | Reserved | SOSR | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-4 | SDAC | R/W | 0 | DAC clock source – These bits select the source clock for DAC clock divider. 000: Master clock (PLL/MCLK and OSC auto-select) |
3 | Reserved | R/W | 0 | Reserved |
2-0 | SOSR | R/W | 0 | OSR clock source – These bits select the source clock for OSR clock divider. 000: DAC clock |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SNCP | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | Reserved | |
2-0 | SNCP | R/W | 0 | NCP clock source – These bits select the source clock for CP clock divider. 000: DAC clock |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GDSP | Reserved | GDAC | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-4 | GDSP | R/W | 0 | GPIO Source for uCDSP clk – These bits select the GPIO pins as clock input source when GPIO is selected as DSP clock divider source. 000: N/A |
3 | Reserved | R/W | 0 | Reserved |
2-0 | GDAC | R/W | 0 | GPIO Source for DAC clk – These bits select the GPIO pins as clock input source when GPIO is selected as DAC clock divider source. 000: N/A |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GNCP | Reserved | GOSR | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-4 | GNCP | R/W | 0 | GPIO Source for NCP clk – These bits select the GPIO pins as clock input source when GPIO is selected as CP clock divider source 000: N/A |
3 | Reserved | R/W | 0 | Reserved |
2-0 | GOSR | R/W | 0 | GPIO Source for OSR clk – These bits select the GPIO pins as clock input source when GPIO is selected as OSR clock divider source. 000: N/A |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GREF | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | 0 | Reserved |
2-0 | GREF | R/W | 0 | GPIO Source for PLL reference clk – These bits select the GPIO pins as clock input source when GPIO is selected as the PLL reference clock source. 000: N/A |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AREN | Reserved | RQSY | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4 | AREN | R/W | 1 | Auto resync enable – This bits enables or disables the DAC/CP clock auto resynchronization with the beginning of audio frame. When enabled, the resynchronization is carried out just before the DAC transitions from standby mode to normal operation mode. 0: Auto resynchronization is disabled |
3-1 | Reserved | R/W | Reserved | |
0 | RQSY | R/W | 0 | This bit, when set to 1 will issue the clock resynchronization by synchronously resets the DAC, CP and OSR clocks. The actual clock resynchronization takes place when this bit is set back to 0, where the DAC, CP and OSR clocks are resumed at the beginning of the audio frame. 0: Resume DAC, CP and OSR clocks synchronized to the beginning of audio frame |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PPDV | Reserved | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-3 | PPDV | R/W | 0 | PLL P – These bits set the PLL divider P factor. These bits are ignored in clock auto set mode. 0000: P=1 |
2-1 | Reserved | R/W | 0 | Reserved |
0 | Reserved | R/W | 1 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PJDV | Reserved | Reserved | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | 0 | Reserved | |
5-4 | PJDV | P/W | 0 | PLL J – These bits set the J part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 000000: Prohibited (do not set this value) |
3 | P/W | 1 | Reserved | |
2-0 | P/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PDDV | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | Reserved | |
5-0 | PDDV | R/W | 0 | PLL D (MSB) – These bits set the D part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 0 (in decimal): D=0000 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PDDV | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | PDDV | R/W | 0 | PLL D (LSB) – These bits set the D part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 0 (in decimal): D=0000 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PRDV | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | Reserved | R/W | Reserved | |
3-0 | PRDV | R/W | 0 | PLL R – These bits set the R part of the overall PLL multiplication factor J.D * R. These bits are ignored in clock auto set mode. 0000: R=1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PLCT | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | PLCT | R/W | 0 | PLL Lock Count – These bits set the number of consecutive PLL lock flags counted by the feedback clock before PLL is declared locked. The count value is updated when addr 26 is written, so it is recommended to update addr 25 first and then addr 26. |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PLCT | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | PLCT | R/W | 1 | PLL Lock Count – These bits set the number of consecutive PLL lock flags counted by the feedback clock before PLL is declared locked. The count value is updated when addr 26 is written, so it is recommended to update addr 25 first and then addr 26. |
6-0 | R/W | 0 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DDSP | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | Reserved | |
6-0 | DDSP | R/W | 0 | DSP Clock Divider – These bits set the source clock divider value for the DSP clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DDAC | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | Reserved | ||
6-4 | DDAC | R/W | 0 | DAC Clock Divider – These bits set the source clock divider value for the DAC clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 |
3-0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DNCP | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | Reserved | ||
6-2 | DNCP | R/W | 0 | NCP Clock Divider – These bits set the source clock divider value for the CP clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 |
1-0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DOSR | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | Reserved | ||
6-4 | DOSR | R/W | 0 | OSR Clock Divider – These bits set the source clock divider value for the OSR clock. These bits are ignored in clock auto set mode. 0000000: Divide by 1 |
5-0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DOFS | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | Reserved | ||
6-3 | DOFS | R/W | 0 | Offset calibrator clock div – These bits set the source clock divider value for the offset calibrator 0000000: Divide by 1 |
2 | R/W | 1 | ||
1-0 | R/W | 0 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DSCLK | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | Reserved | |
6-0 | DSCLK | R/W | 0 | Master Mode SCLK Divider – These bits set the MCLK divider value to generate I2S master SCLK clock. 0000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLRK | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DLRK | R/W | 0 | Master Mode LRCLK Divider – These bits set the I2S master SCLK clock divider value to generate I2S master LRCLK clock 00000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | I16E | Reserved | FSSP | FSSP | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4 | I16E | R/W | 0 | 16x Interpolation – This bit enables or disables the 16x interpolation mode 0: 8x interpolation |
3 | Reserved | R/W | Reserved | |
2 | FSSP | R/W | 1 | FS Speed Mode – These bits select the FS operation mode, which must be set according to the current audio sampling rate. These bits are ignored in clock auto set mode. 000: Reserved |
1-0 | R/W | 0 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | INTFLAG | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | R | 0 | Pin interrupt sticky flag – Sticky flag that reflects the pin interrupt value. Once read pin interrupt and this register will automatically reset to 0. To mask which all faults/errors can generate this interrupt use B0_P0_R45. 0: interrupt de-asserted |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | IDFS | IDBK | IDSK | IDCH | IDCM | DCAS | IPLK |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | Reserved | |
6 | IDFS | R/W | 0 | Ignore FS Detection – This bit controls whether to ignore the FS detection. When ignored, FS error will not cause a clock error. 0: Regard FS detection |
5 | IDBK | R/W | 0 | Ignore SCLK Detection – This bit controls whether to ignore the SCLK detection against LRCLK. The SCLK must be stable between 32 FS and 256 FS inclusive or an error will be reported. When ignored, a SCLK error will not cause a clock error. 0: Regard SCLK detection |
4 | IDSK | R/W | 0 | Ignore MCLK Detection – This bit controls whether to ignore the MCLK detection against LRCLK. Only some certain MCLK ratios within some error margin are allowed. When ignored, an MCLK error will not cause a clock error. 0: Regard MCLK detection |
3 | IDCH | R/W | 0 | Ignore Clock Halt Detection – This bit controls whether to ignore the MCLK halt (static or frequency is lower than acceptable) detection. When ignored an MCLK halt will not cause a clock error. 0: Regard MCLK halt detection |
2 | IDCM | R/W | 0 | Ignore LRCLK/SCLK Missing Detection – This bit controls whether to ignore the LRCLK/SCLK missing detection. The LRCLK/SCLK need to be in low state (not only static) to be deemed missing. When ignored an LRCLK/SCLK missing will not cause the DAC go into powerdown mode. 0: Regard LRCLK/SCLK missing detection |
1 | DCAS | R/W | 0 | Disable Clock Divider Autoset – This bit enables or disables the clock auto set mode. When dealing with uncommon audio clock configuration, the auto set mode must be disabled and all clock dividers must be set manually. Addtionally, some clock detectors might also need to be disabled. The clock autoset feature will not work with PLL enabled in VCOM mode. In this case this feature has to be disabled and the clock dividers must be set manually. 0: Enable clock auto set |
0 | IPLK | R/W | 0 | Ignore PLL Lock Detection – This bit controls whether to ignore the PLL lock detection. When ignored, PLL unlocks will not cause a clock error. The PLL lock flag at P0-R4, bit 4 is always correct regardless of this bit. 0: PLL unlocks raise clock error |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
BKCG | BKCB | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | BKCG | R/W | 1 | BCLK count to good – These bits specify the number of consecutive valid SCLK counts in LRCLK until the SCLK is deemed good. To be valid, the SCLK counts in LRCLK should be between 32 and 256 inclusive and match the count at previous audio frame. 0000: One consecutive LRCLK |
3-2 | BKCB | R/W | 0 | BCLK count to bad – These bits specify the number of consecutive invalid SCLK counts in LRCLK until the SCLK is deemed bad. To be valid, the SCLK counts in LRCLK should be between 32 and 256 inclusive and match the count at previous audio frame. 0000: One consecutive LRCLK |
1-0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | MCLKT | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4-3 | MCLKT | R/W | 0 | MCLK tolerance – These bits specify the tolerance for MCLK counts in LRCLK. When the MCLK count in LRCLK matches any valid ratio within this tolerance, it will be deemed good 00000: tolerate ± 0 count |
2 | R/W | 1 | ||
1-0 | R/W | 0 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AFMT | Reserved | ALEN | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | – | |||
5-4 | AFMT | R/W | 0 | I2S Data Format – These bits control both input and output audio interface formats for DAC operation. 00: I2S |
3-2 | Reserved | R/W | Reserved | |
1 | ALEN | R/W | 1 | I2S Word Length – These bits control both input and output audio interface sample word lengths for DAC operation. 00: 16 bits |
0 | R/W | 0 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
AOFS | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | AOFS | R/W | 0 | I2S Shift – These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of SCLK from the starting (MSB) of audio frame to the starting of the desired audio sample. 00000000: offset = 0 SCLK (no offset) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AUPL | Reserved | AUPR | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | Reserved | |
5 | AUPL | R/W | 0 | Left DAC Data Path – These bits control the left channel audio data path connection. 00: Zero data (mute) |
4 | R/W | 1 | ||
3-2 | Reserved | R/W | Reserved | |
1 | AUPR | R/W | 0 | Right DAC Data Path – These bits control the right channel audio data path connection. 00: Zero data (mute) |
0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PSEL | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4-1 | PSEL | R/W | 0 | DSP Program Selection – These bits select the DSP program to use for audio processing. 00000: Reserved |
0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CLKM | CMDP | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | Reserved | Reserved | ||
3 | CLKM | R/W | 1 | clk_missing_mode_hans_reg_r – Fallback option to change clock missing detection to older PCM device. In Hans clock missing is detected whenever either BCLK or LRCLK go missing. In older PCM device clock missing is detected whenever LRCLK or BCLK are stuck to 1. 0 : Old mode of ASI clock missing detection |
2-0 | CMDP | R/W | 0 | Clock Missing Detection Period – These bits set how long both SCLK and LRCLK keep low before the audio clocks deemed missing and the DAC transitions to powerdown mode. 000: about 1 second |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
MSKP | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | MSKP | R/W | 1 | Mask for Pin interrupt generated by device (?) To mask and selectively use the required faults alone to generate the interrupt 0 : No interrupt generated 1 : No interrupt generated 2 : No interrupt generated 3 : No interrupt generated 4 : No interrupt generated 5 : No interrupt generated 6 : No interrupt generated 7 : No interrupt generated |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SDZF | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | Reserved | |
0 | SDZF | R/W | 1 | Disable Force shutdown of Backend – This controls the Backed device shutdown signal. When it is programmed 0 backend devi ce will be shutdown. 0 : Force shutdown of Backend |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DLSH | Reserved | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | Reserved | |
5 | DLSH | R/W | 0 | Disable Last Sample Hold – This bit controls whether to hold the last sample at audio interface in the event of clock error. The last known good sample is held to prevent errorneous samples to flow through the DAC. 0: Enable last sample hold |
4-0 | Reserved | R/W | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | EDINT | INTSTAT | INTGPIO | DBCLK | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | Reserved | ||
6 | EDINT | R/W | 1 | Edge detection of pin interrupt input – this bit controls whether to detect a positive edge and send interrupt to dsp or reflect the pin value at the dsp_interrupt port 0: disable positive edge detect |
5 | INTSTAT | R/W | 0 | Enable active low for input pin interrupt – This controls whether input pin interrupt is active low or active high. 0 : input pin interrupt is active high |
4-2 | INTGPIO | R/W | 0 | GPIO for input pin interrupt – these bits control which GPIO to be used as the input pin interrupt 000: pin interrupt disabled |
1-0 | DBCLK | R/W | 0 | Pin debounce clock select – selects the clk frequency to be used for deboucing glitches on pin before detecting a flip on the pin ( debouncing is done for 4 clock cycles of this selected clock) 00: approx 1 ms clk used for debouncing |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GSPGPI2 | Reserved | GSPGPI0 | GSPGPI1 | Reserved | ||
R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6 | GSPGPI2 | R/W | 0 | Enable GPIO2 value to propagate to DSP – Each bit when set high allows the corresponding GPIO pin value to propagate to DSP as an input port bus 0 : GPIO2 value will not propagate to DSP |
5 | Reserved | R/W | Reserved | |
4 | GSPGPI0 | R/W | 0 | Enable GPIO0 value to propagate to DSP – Each bit when set high allows the corresponding GPIO pin value to propagate to DSP as an input port bus 0 : GPIO0 value will not propagate to DSP |
3-0 | Reserved | R/W | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DSPMEM | DSPCOEF | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1 | DSPMEM | R/W | 0 | DSP boots from IRAM – When set DSP will boot from IRAM instead of IROM 0: boot DSP from IROM |
0 | DSPCOEF | R/W | Use default coefficients from ZROM – This bit controls whether to use default coefficients from ZROM or use the non-default coefficients downloaded to device by the Host 0 : don't use default coefficients from ZROM |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DSPINT | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | Reserved | |
0 | DSPINT | R/W | Interrupt DSP – This bit can be set to generate an interrupt to DSP. Once the DSP acknowledges this interrupt this bit will be automatically cleared 0: normal |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DSPRMEM | MEMCRYP | MEMCRC | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | Reserved | R/W | 0 | Reserved |
3 | DSPRMEM | R/W | 0 | Enable read from IRAM,IROM,ZROM – This bit controls whether to allow reads to IRAM, IROM and ZROM . When this bit is zero , read request to these memories will give out a 0 0 : dis-allow read from IRAM,IROM and ZROM |
2 | MEMCRYP | R/W | 0 | Disable decryption – This bit controls whether to disable or enable decryption on the content that is downloaded by Host into IRAM 0 : enable decryption |
1-0 | MEMCRC | R/W | 0 | CRC seed selection for Decryption – These bits control which seed to use for CRC based decryption logic. 00 : use A5 hex as seed |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | RSTD | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | Reserved | |
0 | RSTD | WO | 0 | Reset decryption block – Setting this bit to '1' resets the decryption block and reinitializes the CRC with the CRC seed. It is a self clearing bit. '1' -> reset the decryption block |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AMTL | Reserved | AMTR | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | Reserved | |
6-4 | AMTL | R/W | 0 | Auto Mute Time for Left Channel – These bits specify the length of consecutive zero samples at left channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms |
3 | Reserved | R/W | Reserved | |
2-0 | AMTR | R/W | 0 | Auto Mute Time for Right Channel – These bits specify the length of consecutive zero samples at right channel before the channel can be auto muted. The times shown are for 96 kHz sampling rate and will scale with other rates. 000: 11.5 ms |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PCTL | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1-0 | PCTL | R/W | 0 | Digital Volume Control – These bits control the behavior of the digital volume. 00: The volume for Left and right channels are independent |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
VOLL | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | VOLL | R/W | 00010000 | Left Digital Volume – These bits control the left channel digital volume. The digital volume is 24 dB to –103 dB in –0.5 dB step. 00000000: +24.0 dB |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
VOLR | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | VOLR | R/W | 00110000 | Right Digital Volume – These bits control the right channel digital volume. The digital volume is 24 dB to –103 dB in –0.5 dB step. 00000000: +24.0 dB |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
VNDF | VNDS | VNUF | VNUS | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | VNDF | R/W | 0 | Digital Volume Normal Ramp Down Frequency – These bits control the frequency of the digital volume updates when the volume is ramping down. The setting here is applied to soft mute request, asserted by XSMUTE pin or P0-R3. 00: Update every 1 FS period |
5-4 | VNDS | R/W | 1 | Digital Volume Normal Ramp Down Step – These bits control the step of the digital volume updates when the volume is ramping down. The setting here is applied to soft mute request, asserted by XSMUTE pin or P0-R3. 00: Decrement by 4 dB for each update |
3-2 | VNUF | R/W | 0 | Digital Volume Normal Ramp Up Frequency – These bits control the frequency of the digital volume updates when the volume is ramping up. The setting here is applied to soft unmute request, asserted by XSMUTE pin or P0-R3. 00: Update every 1 FS period |
1-0 | VNUS | R/W | 1 | Digital Volume Normal Ramp Up Step – These bits control the step of the digital volume updates when the volume is ramping up. The setting here is applied to soft unmute request, asserted by XSMUTE pin or P0-R3. 00: Increment by 4 dB for each update |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
VEDF | VEDS | Reserved | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | VEDF | R/W | 0 | Digital Volume Emergency Ramp Down Frequency – These bits control the frequency of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Update every 1 FS period |
5-4 | VEDS | R/W | 1 | Digital Volume Emergency Ramp Down Step – These bits control the step of the digital volume updates when the volume is ramping down due to clock error or power outage, which usually needs faster ramp down compared to normal soft mute. 00: Decrement by 4 dB for each update |
3-0 | Reserved | R/W | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | ACTL | AMLE | AMRE | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | Reserved | |
2 | ACTL | R/W | 1 | Auto Mute Control**NOBUS** – This bit controls the behavior of the auto mute upon zero sample detection. The time length for zero detection is set with P0-R59. 0: Auto mute left channel and right channel independently. |
1 | AMLE | R/W | 1 | Auto Mute Left Channel**NOBUS** – This bit enables or disables auto mute on right channel. Note that when right channel auto mute is disabled and the P0-R65, bit 2 is set to 1, the left channel will also never be auto muted. 0: Disable right channel auto mute |
0 | AMRE | R/W | 1 | Auto Mute Right Channel**NOBUS** – This bit enables or disables auto mute on left channel. Note that when left channel auto mute is disabled and the P0-R65, bit 2 is set to 1, the right channel will also never be auto muted. 0: Disable left channel auto mute |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ADLY | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | ADLY | R/W | 00011001 | AMUTE Delay – These bits control the delay before the complete digital mute to the assertion of analog mute. This is to allow the non-mute audio samples to completely flow out through analog parts before the assertion of the analog mute. 00000000: No delay |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLPA | DRPA | DLPM | DRPM | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | DLPA | R/W | 0 | Left DAC primary AC dither gain – These bits control the AC dither gain for left channel primary DAC modulator. 00: AC dither gain = 0.125 |
5-4 | DRPA | R/W | 0 | Right DAC primary AC dither gain – These bits control the AC dither gain for right channel primary DAC modulator. 00: AC dither gain = 0.125 |
3-2 | DLPM | R/W | 0 | Left DAC primary DEM dither gain – These bits control the dither gain for left channel primary Galton DEM. 00: DEM dither gain = 0.5 |
1-0 | DRPM | R/W | 0 | Right DAC primary DEM dither gain – These bits control the dither gain for right channel primary Galton DEM. 00: DEM dither gain = 0.5 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DLPD | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | Reserved | |
2-0 | DLPD | R/W | 0 | Left DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLPD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DLPD | R/W | 0 | Left DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRPD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DRPD | R/W | 0 | Right DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRPD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DRPD | R/W | 0 | Right DAC primary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel primary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLSA | DRSA | DLSM | RSM | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | DLSA | R/W | 01 | Left DAC secondary AC dither gain – These bits control the AC dither gain for left channel secondary DAC. 00: AC dither gain = 0.125 |
5-4 | DRSA | R/W | 01 | Right DAC secondary AC dither gain – These bits control the AC dither gain for right channel secondary DAC modulator. 00: AC dither gain = 0.125 |
3-2 | DLSM | R/W | 01 | Left DAC secondary DEM dither gain – These bits control the dither gain for left channel secondary Galton DEM. 00: DEM dither gain = 0.5 |
1-0 | DRSM | R/W | 01 | Right DAC secondary DEM dither gain – These bits control the dither gain for right channel secondary Galton DEM. 00: DEM dither gain = 0.5 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLSD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DLSD | R/W | 0 | Left DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel secondary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLSD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DLSD | R/W | 0 | Left DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the left channel secondary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRSD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DRSD | R/W | 00000000 | Right DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel secondary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRSD | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DRSD | R/W | 00000000 | Right DAC secondary DC dither – These bits control the DC dither amount to be added to the lower part of the right channel secondary DAC modulator. The DC dither is expressed is Q0.11 format, with 1.0 equals to 1/32 fullscale modulator input. 00000000000 : No DC dither |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
OLOF | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | OLOF | R/W | 00000000 | Left OFSCAL offset – These bits controls the amount of manual DC offset to be added to the left channel DAC output. The additional offset would be approximately the negative of the decimal value of this register divided by 4 in mV. 01111111 : –31.75 mV |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
OROF | |||||||
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | OROF | R/W | 0 | Right OFSCAL offset – These bits controls the amount of manual DC offset to be added to the right channel DAC output. The additional offset would be approximately the negative of the decimal value of this register divided by 4 in mV. 01111111 : –31.75 mV |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | G1SL | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | G0SL | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4-0 | G0SL | R/W | 0 | GPIO0 Output Selection – These bits select the signal to output to GPIO0. To actually output the selected signal, the GPIO0 must be set to output mode at P0-R8. 0110: Clock invalid flag (clock error or clock changing or clock missing) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | G2SL | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4-0 | G2SL | R/W | 0 | GPIO2 Output Selection – These bits select the signal to output to GPIO2. To actually output the selected signal, the GPIO2 must be set to output mode at P0-R8. 0000: off (low) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GOUT2 | MUTE | GOUT0 | Reserved | Reserved | ||
R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | GOUT2 | R/W | 0 | GPIO Output Control – This bit controls the GPIO2 output when the selection at P0-R85 is set to 0010 (register output) 0: Output low |
4 | MUTE | R/W | 0 | This bit controls the MUTE output when the selection at P0-R84 is set to 0010 (register output). 0: Output low |
3 | GOUT0 | R/W | 0 | This bit controls the GPIO0 output when the selection at P0-R83 is set to 0010 (register output) 0: Output low |
2-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GINV2 | MUTE | GINV0 | Reserved | Reserved | ||
R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | GINV2 | R/W | 0 | GPIO Output Inversion – This bit controls the polarity of GPIO2 output. When set to 1, the output will be inverted for any signal being selected. 0: Non-inverted |
4 | MUTE | R/W | 0 | This bit controls the polarity of MUTE output. When set to 1, the output will be inverted for any signal being selected. 0: Non-inverted |
3 | GINV0 | R/W | 0 | This bit controls the polarity of GPIO0 output. When set to 1, the output will be inverted for any signal being selected. 0: Non-inverted |
2-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DIEI | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DIEI | RO | 0x84 | Die ID, Device ID = 0x84 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | VSTL | VENTL | Reserved | VSTR | VENR | ||
R/W | R | R | R/W | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | VSTL | R | 0 | Left Digital Volume Status – This bit indicates the status of the left channel digital volume. 0: Digital volume is not changing |
4 | VENTL | R | 0 | Left Digital Volume Complete Flag – This bit indicates whether the left channel digital volume has reached its target volume. 0: The digital volume has not reached the target volume |
3-2 | Reserved | R/W | 0 | Reserved |
1 | VSTR | R | 0 | Right Digital Volume Status – This bit indicates the status of the right channel digital volume. 0: Digital volume is not changing |
0 | VENR | R | 0 | Right Digital Volume Complete Flag – This bit indicates whether the right channel digital volume has reached its target volume. 0: The digital volume has not reached the target volume |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DTFS | DTSR | |||||
R/W | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-4 | DTFS | R | 0 | Detected FS – These bits indicate the currently detected audio sampling rate. 000: Error (Out of valid range) |
3-0 | DTSR | R | 0 | Detected MCLK Ratio – These bits indicate the currently detected MCLK ratio. Note that even if the MCLK ratio is not indicated as error, clock error might still be flagged due to incompatible combination with the sampling rate. Specifically the MCLK ratio must be high enough to allow enough DSP cycles for minimal audio processing when PLL is disabled. The absolute MCLK frequency must also be lower than 50 MHz. 0000: Ratio error (The MCLK ratio is not allowed) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DTBR | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
1 | DTBR | R | 0 | Detected SCLK Ratio (MSB) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DTBR | Reserved | ||||||
R | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DTBR | R | Detected SCLK Ratio (LSB) – These bits indicate the currently detected SCLK ratio, i.e. the number of SCLK clocks in one audio frame. Note that for extreme case of SCLK = 1 FS (which is not usable anyway), the detected ratio will be unreliable | |
6-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CDST6 | CDST5 | CDST4 | CDST3 | CDST2 | CDST1 | CDST0 |
R/W | R | R | R | R | R | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6 | CDST6 | R | Clock Detector Status – This bit indicates whether the MCLK clock is present or not. 0: MCLK is present |
|
5 | CDST5 | R | This bit indicates whether the PLL is locked or not. The PLL will be reported as unlocked when it is disabled. 0: PLL is locked |
|
4 | CDST4 | R | This bit indicates whether the both LRCLK and SCLK are missing (tied low) or not. 0: LRCLK and/or SCLK is present 1: LRCLK and SCLK are missing |
|
3 | CDST3 | R | This bit indicates whether the combination of current sampling rate and MCLK ratio is valid for clock auto set. 0: The combination of FS/MCLK ratio is valid |
|
2 | CDST2 | R | This bit indicates whether the MCLK is valid or not. The MCLK ratio must be detectable to be valid. There is a limitation with this flag, that is, when the low period of LRCLK is less than or equal to five SCLKs, this flag will be asserted (MCLK invalid reported). 0: MCLK is valid |
|
1 | CDST1 | R | This bit indicates whether the SCLK is valid or not. The SCLK ratio must be stable and in the range of 32-256FS to be valid. 0: SCLK is valid |
|
0 | CDST0 | R | This bit indicated whether the audio sampling rate is valid or not. The sampling rate must be detectable to be valid. There is a limitation with this flag, that is when this flag is asserted and P0-R37 is set to ignore all asserted error flags such that the DAC recovers, this flag will be de-asserted (sampling rate invalid not reported anymore). 0: Sampling rate is valid |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | LTSH | Reserved | CKMF | CSRF | CERF | ||
R/W | R | R/W | R | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | LTSH | R | Latched Clock Halt – This bit indicates whether MCLK halt has occurred. The bit is cleared when read. 0: MCLK halt has not occurred |
|
3 | Reserved | R/W | 0 | Reserved |
2 | CKMF | R | Clock Missing – This bit indicates whether the LRCLK and SCLK are missing (tied low). 0: LRCLK and/or SCLK is present |
|
1 | CSRF | R | Clock Resync Request – This bit indicates whether the clock resynchronization is in progress. 0: Not resynchronizing |
|
0 | CERF | R | Clock Error – This bit indicates whether a clock error has occurred. The bit is cleared when read 0: Clock error has not occurred |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PDPM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-0 | PDPM | RO | PLL P Monitor – These bits indicate the actually used value for PLL divider P. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0000000: P = 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PDJM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5-0 | PDJM | R | PLL J Monitor – These bits indicate the actually used value for PLL multiplication factor J of the overall J.D × R. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 000000: Error |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PDDM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5-0 | PDDM | R | PLL D Monitor (MSB) – These bits indicate the actually used value for PLL multiplication factor D of the overall J.D × R. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0 (in decimal): D=0000 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PDDM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | PDDM | R | PLL D Monitor (LSB) – These bits indicate the actually used value for PLL multiplication factor D of the overall J.D × R. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0 (in decimal): D=0000 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PDRM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | Reserved | R/W | 0 | Reserved |
3-0 | PDRM | R | PLL R Monitor – These bits indicate the actually used value for PLL multiplication factor R of the overall J.D × R. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0000: R = 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DDSM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-0 | DDSM | R | DSP clock divider monitor – These bits indicate the actually used value of the DSP clock divider ratio. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DDAM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-0 | DDAM | R | DAC clock divider monitor – These bits indicate the actually used value of the DAC clock divider ratio. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DCPM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-0 | DCPM | R | NCP clock divider monitor – These bits indicate the actually used value of the CP clock divider ratio. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DOSM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | Reserved | R/W | 0 | Reserved |
6-0 | DOSM | R | OSR clock divider monitor – These bits indicate the actually used value of the OSR clock divider ratio. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled. 0000000: Divide by 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PENM | Reserved | PRFM | ||||
R/W | R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | Reserved | |
4 | PENM | R | PLL enable monitor – This bit indicates whether the PLL is currently enabled. 0: PLL is disabled |
|
3 | Reserved | R/W | Reserved | |
2-0 | PRFM | R | PLL Reference Monitor – These bits indicate the actual source for the PLL. The source is auto set when clock auto set is active and register set when clock auto set is disabled. 000: MCLK |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CPPM | RFPM | LDPM | LBPM | LCPM | LOPM | ROPM | DAPM |
R | R | R | R | R | R | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | CPPM | R | CP PWRDN monitor – This bit is a monitor for CP powerdown status. 0: Powered down |
|
6 | RFPM | R | REF PWRDN monitor – This bit is a monitor for analog reference powerdown status. 0: Powered down |
|
5 | LDPM | R | Line Driver PWRDN monitor – This bit is a monitor for line driver powerdown status. 0: Powered down |
|
4 | LBPM | R | Line Bias PWRDN monitor – This bit is a monitor for line bias powerdown status. 0: Powered down |
|
3 | LCPM | R | Line CMFB2 PWRDN monitor – This bit is a monitor for line common feedback powerdown status. 0: Powered down |
|
2 | LOPM | R | L Output Stage PWRDN monitor – This bit is a monitor for left channel output stage powerdown status. 0: Powered down |
|
1 | ROPM | R | R Output Stage PWRDN monitor – This bit is a monitor for right channel output stage powerdown status.. 0: Powered down |
|
0 | DAPM | R | DAC PWRDN monitor – This bit is a monitor for DAC powerdown status. 0: Powered down |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
OFPM | SSPM | ISPM | IWPM | LSPM | RSPM | DSRM | DERM |
R | R | R | R | R | R | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | OFPM | R | OFSCOMP PWRDN monitor – This bit is a monitor for offset compensator powerdown status. 0: Powered down |
|
6 | SSPM | R | Short Protection PWRDN monitor – This bit is a monitor for short protector powerdown status. 0: Powered down |
|
5 | ISPM | R | IMP sense PWRDN monitor – This bit is a monitor for impedance sensor powerdown status. 0: Powered down |
|
4 | IWPM | R | IMP whole PWRDN monitor – This bit is a monitor for whole impedance sensor circuitry powerdown status. 0: Powered down |
|
3 | LSPM | R | L Short Protection RST monitor – This bit is a monitor for left channel short protector reset status. 0: Reset |
|
2 | RSPM | R | R Short Protection RST monitor – This bit is a monitor for right channel short protector reset status. 0: Reset |
|
1 | DSRM | R | DSM RST monitor – This bit is a monitor for DAC modulator reset status. 0: Reset |
|
0 | DERM | R | DEM RST monitor – This bit is a monitor for DAC DEM reset status. 0: Reset |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | ADLM | ADRM | Reserved | AMLM | AMRM | ||
R/W | R | R | R/W | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | ADLM | R | AMUTE dummy left monitor – This bit is a monitor for left channel dummy output analog mute status. 0: Mute |
|
4 | ADRM | R | AMUTE dummy right monitor – This bit is a monitor for right channel dummy output analog mute status. 0: Mute |
|
3-2 | Reserved | R/W | 0 | Reserved |
1 | AMLM | R | Left Analog Mute Monitor – This bit is a monitor for left channel analog mute status. 0: Mute |
|
0 | AMRM | R | Right Analog Mute Monitor – This bit is a monitor for right channel analog mute status. 0: Mute |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SDTM | Reserved | SHTM | ||||
R/W | R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | SDTM | R | Short detect monitor – This bit indicates whether line output short is occuring. 0: Normal (No short) |
|
3-1 | Reserved | R/W | 0 | Reserved |
0 | SHTM | R | Short detected monitor – This bit indicates whether line output short has occurred since last read. This bit is sticky and is cleared when read. 0: No short |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLCM | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DLCM | R | Left DIFF control monitor – These bits indicate the final control value of the left channel differential offset compensator. The value approximates the magnitude of the original offset before calibration. 0000000: 0 mV |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRCM | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | DRCM | R | Right DIFF control monitor – These bits indicate the final control value of the right channel differential offset compensator. The value approximates the magnitude of the original offset before calibration. 0000000: 0 mV |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLCS | Reserved | CLCM | |||||
R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DLCS | R | Left DIFF control sign – This bit indicates the polarity of DC offset at left channel before calibration (the magnitude is indicated in R0/P110). 0: Negative |
|
6-5 | Reserved | R/W | 0 | Reserved |
4-0 | CLCM | R | Left CMFB control monitor – These bits indicate the final control value of the left channel common feedback offset compensator. The value approximates the magnitude of the original offset before calibration. 00000: 0 mV |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRCS | Reserved | CRCM | |||||
R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DRCS | R | Right DIFF control sign – This bit indicates the polarity of DC offset at right channel before calibration (the magnitude is indicated in R0-P111) 0: Negative |
|
6-5 | Reserved | R/W | 0 | Reserved |
4-0 | CRCM | R | Right CMFB control monitor – These bits indicate the final control value of the right channel common feedback offset compensator. The value approximates the magnitude of the original offset before calibration. 00000: 0 mV |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | MTST | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1-0 | MTST | R | MUTE status – These bits indicate the output of the XSMUTE level decoder for monitoring purpose. 11: 0.7 VDD ≤ XSMUTE |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | FSMM | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | 0 | Reserved |
2-0 | FSMM | R | FS Speed Mode Monitor – These bits indicate the actual FS operation mode being used. The actual value is the auto set one when clock auto set is active and register set one when clock auto set is disabled.
In Auto set,
In register set mode,
|
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
BOTM | Reserved | PSTM | |||||
R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | BOTM | R | DSP Boot Done Flag – This bit indicates whether the DSP boot is completed. 0: DSP is booting |
|
6-4 | Reserved | R/W | Reserved | |
3-0 | PSTM | R | Power State – These bits indicate the current power state of the DAC. 000: Powerdown |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | GPIN2 | MUTE | GPIN0 | Reserved | Reserved | Reserved | |
R/W | R | R | R | R | R | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | GPIN2 | RO | GPIO Input States – This bit indicates the logic level at GPIO2 pin. 0: Low |
|
4 | MUTE | RO | This bit indicates the logic level at MUTE pin. 0: Low |
|
3 | GPIN0 | RO | This bit indicates the logic level at GPIO0 pin. 0: Low |
|
2 | RO | N/A 0: Low |
||
1 | RO | N/A 0: Low |
||
0 | RO | N/A 0: Low |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AMFL | Reserved | AMFR | ||||
R/W | R | R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | AMFL | R | Auto Mute Flag for Left Channel – This bit indicates the auto mute status for left channel. 0: Not auto muted |
|
3-1 | Reserved | R/W | 0 | Reserved |
0 | AMFR | R | Auto Mute Flag for Right Channel – This bit indicates the auto mute status for right channel. 0: Not auto muted |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DWAO | Reserved | DAMD | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | DWAO | R/W | 0 | DWA off – This bit controls the DWA rotation. 0: DWA is active (Rotation active) |
3-2 | Reserved | R/W | 0 | Reserved |
1-0 | DAMD | R/W | 0 | DAC Mode – This bit controls the DAC mode. 0: Mode1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | REXT | Reserved | OSEL | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | REXT | R/W | 0 | REF BG Ext - This bit controls what is output from the VCOM pin 0: AVDD divided voltage 1: Bandgap reference voltage |
3-1 | Reserved | R/W | 0 | Reserved |
0 | OSEL | R/W | 0 | Output Amplitude Type - This bit selects the output amplitude type. The clock autoset feature will not work with PLL enabled in VCOM mode. In this case this feature has to be disabled via P0-R37 and the clock dividers must be set manually. 0: VREF mode (Constant output amplitude against AVDD variation) 1: VCOM mode (Output amplitude is proportional to AVDD variation) |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | LAGN | Reserved | RAGN | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | LAGN | R/W | 0 | Analog Gain Control for Left Channel - This bit controls the left channel analog gain. 0: 0 dB 1: -6 dB |
3-1 | Reserved | R/W | 0 | Reserved |
0 | RAGN | R/W | 0 | Analog Gain Control for Right Channel - This bit controls the right channel analog gain. 0: 0 dB 1: -6 dB |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CPDY | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | 0 | Reserved |
2-0 | CPDY | R/W | 0 | CP Delay -These bits control the delay of charge pump clock. 000: 65 ns 001: 90 ns 010: 115 ns 011: 140 ns 100: 165 ns 101: 190 ns 110: 215 ns 111: 240 ns |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | OPWR | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1-0 | OPWR | R/W | 1 | Output Power - These bits control the power of output driver. 00: Normal power 01: Increased power 10: More increased power 11: Maximum power |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | UEPD | UIPD | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1 | UEPD | R/W | 0 | External UVP Control - This bit enables or disables detection of power supply drop via XSMUTE pin (External Under Voltage Protection). 0: Enabled 1: Disabled |
0 | UIPD | R/W | 0 | Internal UVP Control - This bit enables or disables internal detection of AVDD voltage drop (Internal Under Voltage Protection). 0: Enabled 1: Disabled |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AMCT | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | AMCT | R/W | 1 | Analog Mute Control -This bit enables or disables analog mute following digital mute. 0: Disabled 1: Enabled |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | AGBL | Reserved | AGBR | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | AGBL | R/W | 0 | Analog +10% Gain for Left Channel - This bit enables or disables amplitude boost mode for left channel. 0: Normal amplitude 1: +10% (+0.8 dB) boosted amplitude |
3-1 | Reserved | R/W | 0 | Reserved |
0 | AGBR | R/W | 1 | Analog +10% Gain for Right Channel - This bit enables or disables amplitude boost mode for right channel. 0: Normal amplitude 1: +10% (+0.8 dB) boosted amplitude |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | RBGF | Reserved | RCMF | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | RBGF | R/W | 0 | REF BG Fast - This bit controls the bandgap voltage ramp up speed. 0: Normal ramp up, ~50 ms with external capacitance = 1 µF 1: Fast ramp up, ~1 ms with external capacitance = 1 µF |
3-1 | Reserved | R/W | 0 | Reserved |
0 | RCMF | R/W | 1 | VCOM Reference Ramp Up - This bit controls the VCOM voltage ramp up speed. 0: Normal ramp up, ~600 ms with external capacitance = 1 µF 1: Fast ramp up, ~3 ms with external capacitance = 1 µF |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DEME | VCPD | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1 | DEME | R/W | 0 | VCOM Pin as De-emphasis Control - This bit controls whether to use the DEEMP/VCOM pin as De-emphasis control. 0: Disabled (DEEMP/VCOM is not used to control De-emphasis) 1: Enabled (DEEMP/VCOM is used to control De-emphasis) |
0 | VCPD | R/W | 1 | Power down control for VCOM - This bit controls VCOM powerdown switch. 0: VCOM is powered on 1: VCOM is powered down |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | LBBG | Reserved | LBVC | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5-4 | LBBG | R/W | 1 | Line 1st stage bias ctrl<1> at BG mode - Applied when LSB of 0x01 at Page1=0 0: low 1: high |
3-2 | Reserved | R/W | 0 | Reserved |
1-0 | LBVC | R/W | 1 | Line 1st stage bias ctrl<1> at COM mode - Applied when LSB of 0x01 at Page1=1 0: low 1: high |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CBBG | Reserved | CBVC | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5-4 | CBBG | R/W | 1 | CMFB bias ctrl<1> at BG mode - Applied when LSB of 0x01 at Page1=0 0: low 1: high |
3-2 | Reserved | R/W | 0 | Reserved |
1-0 | CBVC | R/W | 0 | CMFB bias ctrl<1> at COM mode - Applied when LSB of 0x01 at Page1=1 0: low 1: high |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SSBG | Reserved | SSVC | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5-4 | SSBG | R/W | 0 | Short protection sink ref current ctrl<1> at BG mode - Applied when LSB of 0x01at Page1=0 0: low 1: high |
3-2 | Reserved | R/W | 0 | Reserved |
1-0 | SSVC | R/W | 0 | Short protection sink ref current ctrl<1> at COM mode - Applied when LSB of 0x01 at Page1=1 0: low 1: high |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SRBG | SRVC | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | SRBG | R/W | 0 | Short protection source ref current ctrl<1> at BG mode - Applied when LSB of 0x01 at Page1=0 0: low 1: high |
4-2 | R/W | 1 | ||
1 | SRVC | R/W | 0 | Short protection source ref current ctrl<1> at COM mode - Applied when LSB of 0x01 at Page1=1 0: low 1: high |
0 | R/W | 1 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CPCP | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | CPCP | R/W | 1 | NCP clock digital delay control - This bit controls the CP clock phase delay against the DAC clock. 0: 0 degree (no delay) 1: 180 degree delay |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DRSV | Reserved | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DRSV | R/W | 0 | Dither Reserved - Performance adjustment dither setting when "RESERVED" bond option is selected |
6-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
D100 | Reserved | OFSCAL0 | OFSCAL1 | OFSCAL2 | OFSCAL3 | OFSCAL4 | |
R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | D100 | R/W | 0 | Dither Reserved - Performance adjustment dither setting when "RESERVED" bond option is selected |
6-5 | Reserved | R/W | 0 | Reserved |
4 | OFSCAL0 | R/W | 0 | Ofscal Bypass Filter - Select whether to bypass the front-end filter. 0: Front-end filter used. 1: Front-end filter bypassed. |
3 | OFSCAL1 | R/W | 0 | Ofscal Full Span - Select whether to activate front-end filter half period (good for majority type) or full period (good for averaging type). 0: Front-end filter is active last half of control period. 1: Front-end filter is active the whole control period. |
2 | OFSCAL2 | R/W | 0 | Ofscal Average Filtering - Select the type of front-end filter. 0: Front-end filter is majority decision type 1: Front-end filter is averaging type |
1 | OFSCAL3 | R/W | 0 | Ofscal Disable Fine Calibration - Select whether to do fine calibration. 0: Do 64-step coarse calibration followed by 32-step fine calibration. 1: Do 96-step coarse calibration only (no fine calibration). |
0 | OFSCAL4 | R/W | 0 | Ofscal Disable Post Averaging - Select whether to use post-averaging on the integrator output. 0: Final calibration control source is post-averaging result. 1: Final calibration control source is integrator output. |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
D105 | Reserved | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | D105 | R/W | 0 | Dither 105 dB - Performance adjustment dither setting when "105dB" bond option is selected |
6-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
D110 | Reserved | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | D110 | R/W | 0 | Dither 115 dB - Performance adjustment dither setting when "110dB" bond option is selected |
6-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SUMD | Reserved | SUAS | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | SUMD | R/W | 0 | SpeedUp CLK missing detection |
3-1 | Reserved | R/W | 0 | Reserved |
0 | SUAS | R/W | 0 | SpeedUp Analog Sequence |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SDEN | Reserved | DSOC | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | SDEN | R/W | 1 | Short Detection Enable 0: Short detection enable 1: Short detection disable |
3-1 | Reserved | R/W | 0 | Reserved |
0 | DSOC | R/W | 0 | Disable Subsequent Offset Cancellation |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | SWDA | Reserved | DPOL | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | 0 | Reserved | |
5 | SDWA | R/W | 1 | Shuffle DWA of Galton - Shuffle DWA Outputs of Galton DEM 0,3: No shuffle |
4 | R/W | 0 | 1: Shuffle Internally 2: Global Shuffle |
|
3-1 | Reserved | 0 | Reserved | |
0 | DPOL | R/W | 0 | Select DC dither polarity for the secandary DAC. Select DC dither polarity +4.0% or -4.0% for the secondary DAC. |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DLSC | Reserved | DRSC | Reserved | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | DLSC | R/W | 0 | Left DAC Primary/Secondary Scale - Secondary to Primary scaling factor for left DAC |
6-4 | Reserved | R/W | 0 | Reserved |
3 | DRSC | R/W | 0 | Right DAC Primary/Secondary Scale - See DAC digital design spec |
2-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LPA0 | LPB1 | LPB2 | LPB3 | RPA0 | RPB1 | RPB2 | RPB3 |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | LPA0 | R/W | 0 | Left DAC primary a0 zero - Left DAC primary modulator coeff tweaks. 0: normal 1: zero |
6 | LPB1 | R/W | 0 | Left DAC primary b1 zero 0: normal 1: zero |
5 | LPB2 | R/W | 0 | Left DAC primary b2 zero 0: normal 1: zero |
4 | LPB3 | R/W | 0 | Left DAC primary b3 zero 0: normal 1: zero |
3 | RPA0 | R/W | 0 | Right DAC primary a0 zero - Right DAC primary modulator coeff tweaks 0: normal 1: zero |
2 | RPB1 | R/W | 0 | Right DAC primary b1 zero 0: normal 1: zero |
1 | RPB2 | R/W | 0 | Right DAC primary b2 zero 0: normal 1: zero |
0 | RPB3 | R/W | 0 | Right DAC primary b3 zero 0: normal 1: zero |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LPG1 | Reserved | LPUB | Reserved | RPG1 | Reserved | RPUB | Reserved |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | LPG1 | R/W | 0 | Left DAC primary g1 gain. Left DAC primary local loop gain |
6 | Reserved | R/W | 0 | Reserved |
5 | LPUB | R/W | 0 | Left DAC primary upper bits. Number of left DAC primary upper bits |
4 | Reserved | R/W | 0 | Reserved |
3 | RPG1 | R/W | 0 | Right DAC primary g1 gain. Right DAC primary local loop gain |
2 | Reserved | R/W | 0 | Reserved |
1 | RPUB | R/W | 0 | Right DAC primary upper bits. Number of right DAC primary upper bits |
0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSA0 | LSB1 | LSB2 | LSB3 | RSA0 | RSB1 | RSB2 | RSB3 |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | LSA0 | R/W | 0 | Left DAC secondary a0 zero. Left DAC secondary modulator coeff tweaks. 0: normal 1: zero |
6 | LSB1 | R/W | 0 | Left DAC secondary b1 zero 0: normal 1: zero |
5 | LSB2 | R/W | 0 | Left DAC secondary b2 zero 0: normal 1: zero |
4 | LSB3 | R/W | 0 | Left DAC secondary b3 zero 0: normal 1: zero |
3 | RSA0 | R/W | 0 | Right DAC secondary a0 zero. Right DAC seconday modulator coeff tweaks. 0: normal 1: zero |
2 | RSB1 | R/W | 0 | Right DAC secondary b1 zero 0: normal 1: zero |
1 | RSB2 | R/W | 0 | Right DAC secondary b2 zero 0: normal 1: zero |
0 | RSB3 | R/W | 0 | Right DAC secondary b3 zero 0: normal 1: zero |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
LSG1 | Reserved | LSUB | Reserved | RSG1 | Reserved | RSUB | Reserved |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | LSG1 | R/W | 0 | Left DAC secondary g1 gain. Left DAC secondary local loop gain |
6 | Reserved | R/W | 0 | Reserved |
5 | LSUB | R/W | 0 | Left DAC secondary upper bits. Number of left DAC secondary upper bits |
4 | Reserved | R/W | 0 | Reserved |
3 | RSG1 | R/W | 0 | Right DAC secondary g1 gain. Right DAC secondary local loop gain |
2 | Reserved | R/W | 0 | Reserved |
1 | RSUB | R/W | 0 | Right DAC secondary upper bits. Number of right DAC secondary upper bits |
0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CPHY | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1-0 | CPHY | R/W | 1 | CP Hysterisis - Hysterisis control of VNEG Detector |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CPHY | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1-0 | CPHY | R/W | 1 | CP Hysterisis - Hysterisis control of VNEG Detector |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | OT33 | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-3 | Reserved | R/W | 0 | Reserved |
2 | OT33 | R/W | 1 | Bias current trimming for internal 3.3V oscillator. Bias current 00-111: ?-?uA |
1 | R/W | 0 | ||
0 | R/W | 0 |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RBTR | RCTR | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | RBTR | R/W | 0 | REF BTrim. Trimming of bandgap reference voltage. |
6 | R/W | 1 | ||
5 | R/W | 0 | ||
4 | R/W | 0 | ||
3-0 | RCTR | R/W | 0 | REF CTrim. Trimming of common voltage dividing AVDD. |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PLLR | Reserved | PTST | PVC1 | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | PLLR | R/W | 1 | PLL RST - Reset counter of all divider. 0: Reset 1: Normal operation |
3-2 | Reserved | R/W | 0 | Reserved |
1 | PTST | R/W | 0 | PLL IREF TEST. IREF test mode enable/disable. 0: normal 1: test mode |
0 | PVCI | R/W | 0 | PLL VCIC. 0: Normal operation 1: Brings higher free-running frequency |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PLL IREF | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | PLL IREF | R/W | 0 | Reference current control on test-mode. 00000000-11111111: ?? -??A |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | PLLT | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | PLLT | R/W | 0 | PLL TEST - Power up/down control for PFD in PLL at test mode. 0: Power up 1: Power down |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | LSFG | Reserved | LSPD | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | LSFG | R/W | 0 | LDO_SCPZ - LDO short flag. 0: Short state 1: Not short state |
3-1 | Reserved | R/W | 0 | Reserved |
0 | LSPD | R/W | 0 | LDO SCPD - LDO power down behavior at short condition. 0: LDO is automatically power down if short state detects 1: Disable |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | UTM1 | UTM2 | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-2 | Reserved | R/W | 0 | Reserved |
1 | UTM1 | R/W | UVP TEST mode 1 - Change external threshold voltage. 0: VH=0.7xDVDD, VL=0.3xDVDD 1: VH=0.67xDVDD, VL=0.33xDVDD |
|
0 | UTM2 | R/W | 0 | UVP TEST mode 2 - Change reference source for internal AVDD detection. 0: Divided LDO_1p8 by resistor 1: Bandgap reference of UVP |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | TST1 | TST2 | TST3 | TST4 | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | Reserved | R/W | 0 | Reserved |
3 | TST1 | R/W | 0 | Analog test mode 1 - Line first stage load ctrl <0> 0: Disable 1: Enable |
2 | TST2 | R/W | 0 | Analog test mode 2 - Line first stage load ctrl <1>0: Disable 1: Enable |
1 | TST3 | R/W | 1 | Analog test mode 3 - Line slew rate ctrl <0> 0: Disable 1: Enable |
0 | TST4 | R/W | 1 | Analog test mode 4 - Line slew rate ctrl <1> 0: Disable 1: Enable |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | RFPO | DLPO | LLPO | BLPO | CLPO | OLPO | |
R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | RFPO | R/W | 0 | REF PWRDN override. Power up/down control for whole bias current. 0: normal 1: override |
4 | DLPO | R/W | 0 | Lch DAC PWRDN override. Power up/down control for Lch current DAC. 0: normal 1: override |
3 | LLPO | R/W | 0 | Lch Line Driver PWRDN override. Power up/down control for Lch line driver 0: normal 1: override |
2 | BLPO | R/W | 0 | Lch Line Bias PWRDN override. Power up/down control for bais block of Lch line driver 0: normal 1: override |
1 | CLPO | R/W | 0 | Lch Line CMFB2 PWRDN override. Power up/down control for CMFB of Lch line driver 0: normal 1: override |
0 | OLPO | R/W | 0 | Lch Output Stage PWRDN override. Power up/down control for output stage of Lch line driver 0: normal 1: override |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
GLPO | ALPO | ULPO | CPPO | FLPO | SLPO | ILPO | WLPO |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | GLPO | R/W | 0 | Lch Gain control PWRDN override. Power up/down control for Lch gain control 0: normal 1: override |
6 | ALPO | R/W | 0 | Lch AMUTE override. Lch Analog Mute control. 0: normal 1: override |
5 | ULPO | R/W | 0 | Lch AMUTE dummy override. Lch Analog Mute control. 0: normal 1: override |
4 | CPPO | R/W | 0 | CP PWRDN override. Power up/down control for negative charge pump. 0: normal 1: override |
3 | FLPO | R/W | 0 | Lch OFSCOMP PWRDN override. Power up/down control for offset calibration block for Lch line driver. 0: normal 1: override |
2 | SLPO | R/W | 0 | Lch Short Protection PWRDN override. Power up/down control for short protection of Lch line driver.
0: normal 1: override |
1 | ILPO | R/W | 0 | Lch IMP sense PWRDN override. Power up/down control for impedance sensing circuit of Lch line driver. 0: normal 1: override |
0 | WLPO | R/W | 0 | Lch IMP whole PWRDN override. Power up/down control for impedance sensing circuit of Lch line driver at whole analog power down. 0: normal 1: override |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | RFPS | DLPS | LLPS | BLPS | CLPS | OLPS | |
R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | Reserved | R/W | 0 | Reserved |
5 | RFPS | R/W | 0 | REF PWRDN state. Power up/down control for whole bias current. 0: Power down 1: Power up |
4 | DLPS | R/W | 0 | Lch DAC PWRDN state. Power up/down control for Lch current DAC. 0: Power down 1: Power up |
3 | LLPS | R/W | 0 | Lch Line Driver PWRDN state. Power up/down control for Lch line driver. 0: Power down 1: Power up |
2 | BLPS | R/W | 0 | Lch Line Bias PWRDN state .Power up/down control for bais block of Lch line driver. 0: Power down 1: Power up |
1 | CLPS | R/W | 0 | Lch Line CMFB2 PWRDN state. Power up/down control for CMFB of Lch line driver. 0: Power down 1: Power up |
0 | OLPS | R/W | 0 | Lch Output Stage PWRDN state. Power up/down control for output stage of Lch line driver. 0: Power down 1: Power up |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
GLPS | ALPS | ULPS | CPPS | FLPS | SLPS | ILPS | WLPS |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | GLPS | R/W | 0 | Lch Gain control PWRDN state. Power up/down control for Lch gain control. 0: Power down 1: Power up |
6 | ALPS | R/W | 0 | Lch AMUTE state. Lch Analog Mute control. 0: Power down 1: Power up |
5 | ULPS | R/W | 0 | Lch AMUTE dummy state. Lch Analog Mute control. 0: Power down 1: Power up |
4 | CPPS | R/W | 0 | CP PWRDN state. Power up/down control for negative charge pump. 0: Power down 1: Power up |
3 | FLPS | R/W | 0 | Lch OFSCOMP PWRDN state. Power up/down control for offset calibration block for Lch line driver. 0: Power down 1: Power up |
2 | SLPS | R/W | 0 | Lch Short Protection PWRDN state. Power up/down control for short protection of Lch line driver. 0: Power down 1: Power up |
1 | ILPS | R/W | 0 | Lch IMP sense PWRDN state. Power up/down control for impedance sensing circuit of Lch line driver. 0: Power down 1: Power up |
0 | WLPS | R/W | 0 | Lch IMP whole PWRDN state. Power up/down control for impedance sensing circuit of Lch line driver at whole analog power down. 0: Power down 1: Power up |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DRPO | LRPO | BRPO | CRPO | ORPO | ||
R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | DRPO | R/W | 0 | Rch DAC PWRDN override. Power up/down control for Rch current DAC. 0: normal 1: override |
3 | LRPO | R/W | 0 | Rch Line Driver PWRDN override. Power up/down control for Rch line driver. 0: normal 1: override |
2 | BRPO | R/W | 0 | Rch Line Bias PWRDN override. Power up/down control for bais block of Rch line driver. 0: normal 1: override |
1 | CRPO | R/W | 0 | Rch Line CMFB2 PWRDN override. Power up/down control for CMFB of Rch line driver. 0: normal 1: override |
0 | ORPO | R/W | 0 | Rch Output Stage PWRDN override. Power up/down control for output stage of Rch line driver. 0: normal 1: override |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
GRPO | ARPO | URPO | Reserved | FRPO | SRPO | IRPO | WRPO |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | GRPO | R/W | 0 | Rch Gain control PWRDN override. Power up/down control for Rch gain control. 0: normal 1: override |
6 | ARPO | R/W | 0 | Rch AMUTE override. Rch Analog Mute control. 0: normal 1: override |
5 | URPO | R/W | 0 | Rch AMUTE dummy override. Rch Analog Mute control. 0: normal 1: override |
4 | Reserved | R/W | 0 | Reserved |
3 | FRPO | R/W | 0 | Rch OFSCOMP PWRDN override. Power up/down control for offset calibration block for Rch line driver. 0: normal 1: override |
2 | SRPO | R/W | 0 | Rch Short Protection PWRDN override. Power up/down control for short protection of Rch line driver. 0: normal 1: override |
1 | IRPO | R/W | 0 | Rch IMP sense PWRDN override. Power up/down control for impedance sensing circuit of Rch line driver. 0: normal 1: override |
0 | WRPO | R/W | 0 | Rch IMP whole PWRDN override. Power up/down control for Rch impedance sensing circuit of Rch line driver at whole analog power down. 0: normal 1: override |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DRPS | LRPS | BRPS | CRPS | ORPS | ||
R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | DRPS | R/W | 0 | Rch DAC PWRDN state. Power up/down control for Rch current DAC. 0: Power down 1: Power up |
3 | LRPS | R/W | 0 | Rch Line Driver PWRDN state. Power up/down control for Rch line driver. 0: Power down 1: Power up |
2 | BRPS | R/W | 0 | Rch Line Bias PWRDN state. Power up/down control for bais block of Rch line driver. 0: Power down 1: Power up |
1 | CRPS | R/W | 0 | Rch Line CMFB2 PWRDN state. Power up/down control for CMFB of Rch line driver. 0: Power down 1: Power up |
0 | ORPS | R/W | 0 | Rch Output Stage PWRDN state. Power up/down control for output stage of Rch line driver. 0: Power down 1: Power up |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
GRPS | ARPS | URPS | Reserved | FRPS | SRPS | IRPS | WRPS |
R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7 | GRPS | R/W | 0 | Rch Gain control PWRDN state. Power up/down control for Rch gain control. 0: Power down 1: Power up |
6 | ARPS | R/W | 0 | Rch AMUTE state. Rch Analog Mute control. 0: Power down 1: Power up |
5 | URPS | R/W | 0 | Rch AMUTE dummy state. Rch Analog Mute control. 0: Power down 1: Power up |
4 | Reserved | R/W | 0 | Reserved |
3 | FRPS | R/W | 0 | Rch OFSCOMP PWRDN state. Power up/down control for offset calibration block for Rch line driver. 0: Power down 1: Power up |
2 | SRPS | R/W | 0 | Rch Short Protection PWRDN state. Power up/down control for short protection of Rch line driver. 0: Power down 1: Power up |
1 | IRPS | R/W | 0 | Rch IMP sense PWRDN state. Power up/down control for impedance sensing circuit of Rch line driver. 0: Power down 1: Power up |
0 | WRPS | R/W | 0 | Rch IMP whole PWRDN state. Power up/down control for Rch impedance sensing circuit of Rch line driver at whole analog power down. 0: Power down 1: Power up |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CMEN | Reserved | CMSL | ||||
R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | CMEN | R/W | 0 | CP operation mode control enable. Enable/Disable for charge pump mode select. 0: Disable 1: Enable |
3-1 | Reserved | R/W | 0 | Reserved |
0 | CMSL | R/W | 1 | CP operation mode select. Charge pump mode select by register. 0: Normal operation 1: Constant current mode |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CHDP | Reserved | CHI4 | HDEN | |||
R/W | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4 | CHDP | R/W | 1 | CHD power up/down control. Power up/down control for clock halt detector. 0: Power down 1: Power up |
3-2 | Reserved | R/W | 0 | Reserved |
1 | CHI4 | R/W | 0 | CHD current control override. x4 current control for clock halt detector. 0: Normal operation 1: x4 current operation |
0 | HDEN | R/W | 0 | CHD detector enable/disable control. Enable/disable control for clock halt detector. At 'disable', output shows "1". 0: Enable 1: Disable |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | LBPD | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | LBPD | R/W | 0 | LDO bandgap power up/down control. LDO bandgap power/up down control on Test mode. 0: Power down 1: Power up |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PWD1 | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | PWD1 | R/W | 0 | Password1 First word of password. Both words of password must be correctly set in order to unlock test registers. When locked, writing to test registers are inhibited and reading them will return 0. |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PWD2 | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | PWD2 | R/W | 0 | Password2 First word of password. Both words of password must be correctly set in order to unlock test registers. When locked, writing to test registers are inhibited and reading them will return 0. |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | TSEL | ||||||
R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-4 | Reserved | R/W | 0 | Reserved |
3-0 | TSEL | R/W | 0 | Test Mode Selection (No longer need) 0: Normal 1:SCAN 2:IDDQ 3:VOH 4:VOL 5: VIL 6:VIH 7:HI-Z |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Left Channel DIFF Manual Offset (Q5.2) | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Left Channel DIFF Manual Offset (Q5.2) | R/W | 0 | Add manual offset to the left channel DIFF offset compensator. Observed offset delta: 0111111 : -15.75 mV 0111110 : -15.50 mV 0111101 : -15.25 mV … 0000001 : -0.25 mV 0000000 : 0.0 mV 1111111 : 0.25 mV … 1000010 : 15.50 mV 1000001 : 15.75 mV 1000000 : 16.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Left Channel CMFB Manual Offset (Q6.2) | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Left Channel CMFB Manual Offset (Q6.2) | R/W | 0 | Add manual offset to the left channel CMFB offset compensator. Observed offset delta: 0111111 : -31.75 mV 0111110 : -31.50 mV 0111101 : -31.25 mV … 0000001 : -0.25 mV 0000000 : 0.0 mV 1111111 : 0.25 mV … 1000010 : 31.50 mV 1000001 : 31.75 mV 1000000 : 32.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Right Channel DIFF Manual Offset (Q5.2) | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Right Channel DIFF Manual Offset (Q5.2) | R/W | 0 | Add manual offset to the right channel DIFF offset compensator. Observed offset delta: 0111111 : -15.75 mV 0111110 : -15.50 mV 0111101 : -15.25 mV … 0000001 : -0.25 mV 0000000 : 0.0 mV 1111111 : 0.25 mV … 1000010 : 15.50 mV 1000001 : 15.75 mV 1000000 : 16.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Right Channel CMFB Manual Offset (Q6.2) | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Right Channel CMFB Manual Offset (Q6.2) | R/W | 0 | Add manual offset to the right channel CMFB offset compensator. Observed offset delta: 0111111 : -31.75 mV 0111110 : -31.50 mV 0111101 : -31.25 mV … 0000001 : -0.25 mV 0000000 : 0.0 mV 1111111 : 0.25 mV … 1000010 : 31.50 mV 1000001 : 31.75 mV 1000000 : 32.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | Left Channel DIFF Monitor(8) | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | Left Channel DIFF Monitor(8) | R | This register shows the approximation of original / compensated left channel DIFF offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : -0.25 mV … 1000010 : -63.50 mV 1000001 : -63.75 mV 1000000 : -64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Left Channel DIFF Monitor(7:0) | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Left Channel DIFF Monitor(7:0) | R | This register shows the approximation of original / compensated left channel DIFF offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : -0.25 mV … 1000010 : -63.50 mV 1000001 : -63.75 mV 1000000 : -64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | I048 | ||||||
R/W | RW |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4-0 | I048 | R/W | 0 | FS Det 48 kHz Min Range . Minimum OSC count in LRCLK for 48 kHz detection. Decimal Value 863. |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | X048 | ||||||
R/W | RW |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-5 | Reserved | R/W | 0 | Reserved |
4-0 | X048 | R/W | 0 | FS Det 48 kHz Max Range. Minimum OSC count in LRCLK for 48 kHz detection. Decimal Value 2479. |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | Left Channel CMFB Monitor (8) | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | Left Channel CMFB Monitor(8) | R | This register shows the approximation of original / compensated left channel CMFB offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : -0.25 mV … 1000010 : -63.50 mV 1000001 : -63.75 mV 1000000 : -64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Left Channel CMFB Monitor (7:0) | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Left Channel CMFB Monitor (7:0) | R | This register shows the approximation of original / compensated left channel CMFB offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : –0.25 mV … 1000010 : –63.50 mV 1000001 : –63.75 mV 1000000 : –64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | Right Channel DIFF Monitor (8) | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | Right Channel DIFF Monitor (8) | R | This register shows the approximation of original / compensated right channel DIFF offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : -0.25 mV … 1000010 : -63.50 mV 1000001 : -63.75 mV 1000000 : -64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Right Channel DIFF Monitor (7:0) | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Right Channel DIFF Monitor (7:0) | R | This register shows the approximation of original / compensated right channel DIFF offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : -0.25 mV … 1000010 : -63.50 mV 1000001 : -63.75 mV 1000000 : -64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | |||||||
R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Reserved | R/W | 0 | Reserved |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Reserved | Right Channel CMFB Monitor (8) | ||||||
R/W | R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-1 | Reserved | R/W | 0 | Reserved |
0 | Right Channel CMFB Monitor(8) | R | This register shows the approximation of original / compensated right channel CMFB offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : –0.25 mV … 1000010 : –63.50 mV 1000001 : –63.75 mV 1000000 : –64.0 mV |
7 | 6 | 5 | 4 | 3 | 1 | 0 | |
Right Channel CMFB Monito r(7:0) | |||||||
R |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | Right Channel CMFB Monitor (7:0) | R | This register shows the approximation of original / compensated right channel CMFB offset. Observed offset delta: 0111111 : 63.75 mV 0111110 : 63.50 mV 0111101 : 63.25 mV … 0000001 : 0.25 mV 0000000 : 0.0 mV 1111111 : –0.25 mV … 1000010 : –63.50 mV 1000001 : –63.75 mV 1000000 : –64.0 mV |
SUB ADDRESS | PAGE | REGISTER NAME | NUMBER OF BYTES / FORMAT | DEFAULT VALUE | DESCRIPTION |
---|---|---|---|---|---|
LEVEL METER | |||||
0x54 | 0x0C | Level Meter Left Output | 4 / 1.31 | 0x000000-- | Level Meter Left Output |
0x58 | 0x0C | Level Meter Right Output | 4 / 1.31 | 0x000000-- | Level Meter Right Output |
SECONDARY EQ LEFT 12 BQS | |||||
0x08 | 0x15 | CH-L BQ 1 B0 | 4 / 5.27 | 0x7FFFFFFF | Left BQ coefficient |
0x0C | 0x15 | CH-L BQ 1 B1 | 4 / 6.26 | 0x00000000 | Left BQ coefficient |
0x10 | 0x15 | CH-L BQ 1 B2 | 4 / 5.27 | 0x00000000 | Left BQ coefficient |
0x14 | 0x15 | CH-L BQ 1 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x18 | 0x15 | CH-L BQ 1 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x1C | 0x15 | CH-L BQ 2 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x20 | 0x15 | CH-L BQ 2 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x24 | 0x15 | CH-L BQ 2 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x28 | 0x15 | CH-L BQ 2 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x2C | 0x15 | CH-L BQ 2 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x30 | 0x15 | CH-L BQ 3 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x34 | 0x15 | CH-L BQ 3 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x38 | 0x15 | CH-L BQ 3 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x3C | 0x15 | CH-L BQ 3 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x40 | 0x15 | CH-L BQ 3 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x44 | 0x15 | CH-L BQ 4 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x48 | 0x15 | CH-L BQ 4 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x4C | 0x15 | CH-L BQ 4 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x50 | 0x15 | CH-L BQ 4 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x54 | 0x15 | CH-L BQ 4 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x58 | 0x15 | CH-L BQ 5 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x5C | 0x15 | CH-L BQ 5 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x60 | 0x15 | CH-L BQ 5 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x64 | 0x15 | CH-L BQ 5 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x68 | 0x15 | CH-L BQ 5 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x6C | 0x15 | CH-L BQ 6 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x70 | 0x15 | CH-L BQ 6 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x74 | 0x15 | CH-L BQ 6 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x78 | 0x15 | CH-L BQ 6 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x7C | 0x15 | CH-L BQ 6 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x08 | 0x16 | CH-L BQ 7 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x0C | 0x16 | CH-L BQ 7 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x10 | 0x16 | CH-L BQ 7 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x14 | 0x16 | CH-L BQ 7 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x18 | 0x16 | CH-L BQ 7 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x1C | 0x16 | CH-L BQ 8 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x20 | 0x16 | CH-L BQ 8 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x24 | 0x16 | CH-L BQ 8 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x28 | 0x16 | CH-L BQ 8 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x2C | 0x16 | CH-L BQ 8 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x30 | 0x16 | CH-L BQ 9 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x34 | 0x16 | CH-L BQ 9 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x38 | 0x16 | CH-L BQ 9 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x3C | 0x16 | CH-L BQ 9 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x40 | 0x16 | CH-L BQ 9 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x44 | 0x16 | CH-L BQ 10 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x48 | 0x16 | CH-L BQ 10 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x4C | 0x16 | CH-L BQ 10 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x50 | 0x16 | CH-L BQ 10 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x54 | 0x16 | CH-L BQ 10 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x58 | 0x16 | CH-L BQ 11 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x5C | 0x16 | CH-L BQ 11 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x60 | 0x16 | CH-L BQ 11 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x64 | 0x16 | CH-L BQ 11 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x68 | 0x16 | CH-L BQ 11 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x6C | 0x16 | CH-L BQ 12 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x70 | 0x16 | CH-L BQ 12 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x74 | 0x16 | CH-L BQ 12 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x78 | 0x16 | CH-L BQ 12 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x7C | 0x16 | CH-L BQ 12 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
SECONDARY EQ RIGHT 12 BQS | |||||
0x08 | 0x17 | CH-R BQ 1 B0 | 4 / 5.27 | 0x7FFFFFFF | Right BQ coefficient |
0x0C | 0x17 | CH-R BQ 1 B1 | 4 / 6.26 | 0x00000000 | Right BQ coefficient |
0x10 | 0x17 | CH-R BQ 1 B2 | 4 / 5.27 | 0x00000000 | Right BQ coefficient |
0x14 | 0x17 | CH-R BQ 1 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x18 | 0x17 | CH-R BQ 1 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x1C | 0x17 | CH-R BQ 2 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x20 | 0x17 | CH-R BQ 2 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x24 | 0x17 | CH-R BQ 2 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x28 | 0x17 | CH-R BQ 2 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x2C | 0x17 | CH-R BQ 2 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x30 | 0x17 | CH-R BQ 3 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x34 | 0x17 | CH-R BQ 3 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x38 | 0x17 | CH-R BQ 3 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x3C | 0x17 | CH-R BQ 3 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x40 | 0x17 | CH-R BQ 3 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x44 | 0x17 | CH-R BQ 4 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x48 | 0x17 | CH-R BQ 4 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x4C | 0x17 | CH-R BQ 4 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x50 | 0x17 | CH-R BQ 4 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x54 | 0x17 | CH-R BQ 4 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x58 | 0x17 | CH-R BQ 5 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x5C | 0x17 | CH-R BQ 5 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x60 | 0x17 | CH-R BQ 5 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x64 | 0x17 | CH-R BQ 5 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x68 | 0x17 | CH-R BQ 5 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x6C | 0x17 | CH-R BQ 6 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x70 | 0x17 | CH-R BQ 6 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x74 | 0x17 | CH-R BQ 6 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x78 | 0x17 | CH-R BQ 6 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x7C | 0x17 | CH-R BQ 6 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x08 | 0x18 | CH-R BQ 7 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x0C | 0x18 | CH-R BQ 7 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x10 | 0x18 | CH-R BQ 7 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x14 | 0x18 | CH-R BQ 7 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x18 | 0x18 | CH-R BQ 7 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x1C | 0x18 | CH-R BQ 8 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x20 | 0x18 | CH-R BQ 8 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x24 | 0x18 | CH-R BQ 8 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x28 | 0x18 | CH-R BQ 8 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x2C | 0x18 | CH-R BQ 8 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x30 | 0x18 | CH-R BQ 9 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x34 | 0x18 | CH-R BQ 9 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x38 | 0x18 | CH-R BQ 9 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x3C | 0x18 | CH-R BQ 9 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x40 | 0x18 | CH-R BQ 9 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x44 | 0x18 | CH-R BQ 10 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x48 | 0x18 | CH-R BQ 10 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x4C | 0x18 | CH-R BQ 10 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x50 | 0x18 | CH-R BQ 10 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x54 | 0x18 | CH-R BQ 10 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x58 | 0x18 | CH-R BQ 11 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x5C | 0x18 | CH-R BQ 11 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x60 | 0x18 | CH-R BQ 11 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x64 | 0x18 | CH-R BQ 11 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x68 | 0x18 | CH-R BQ 11 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x6C | 0x18 | CH-R BQ 12 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x70 | 0x18 | CH-R BQ 12 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x74 | 0x18 | CH-R BQ 12 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x78 | 0x18 | CH-R BQ 12 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x7C | 0x18 | CH-R BQ 12 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
SECONDARY BQ GAIN SCALE AND VOLUME | |||||
0x08 | 0x19 | Left Gain | 4 / 8.24 | Gain | |
0x0C | 0x19 | Right Gain | 4 / 8.24 | Gain | |
BANK SWITCH | |||||
0x08 | 0x14 | Left Gain | 4 / 32.0 | 0x00000000 | Needs swap flag to run - |
SUB ADDRESS | PAGE | REGISTER NAME | NUMBER OF BYTES / FORMAT | DEFAULT VALUE | DESCRIPTION |
---|---|---|---|---|---|
DSP MEMORY UPDATE | |||||
0x10 | 0x01 | DSP Memory Swap Flag | 4 / 32.0 | 0x00000000 | DSP Memory Swap Flag |
MAIN EQ LEFT 12 BQS | |||||
0x58 | 0x1B | CH-L BQ 1 B0 | 4 / 5.27 | 0x7FFFFFFF | Left BQ coefficient |
0x5C | 0x1B | CH-L BQ 1 B1 | 4 / 6.26 | 0x00000000 | Left BQ coefficient |
0x60 | 0x1B | CH-L BQ 1 B2 | 4 / 5.27 | 0x00000000 | Left BQ coefficient |
0x64 | 0x1B | CH-L BQ 1 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x68 | 0x1B | CH-L BQ 1 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x6C | 0x1B | CH-L BQ 2 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x70 | 0x1B | CH-L BQ 2 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x74 | 0x1B | CH-L BQ 2 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x78 | 0x1B | CH-L BQ 2 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x7C | 0x1B | CH-L BQ 2 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x08 | 0x1C | CH-L BQ 3 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x0C | 0x1C | CH-L BQ 3 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x10 | 0x1C | CH-L BQ 3 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x14 | 0x1C | CH-L BQ 3 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x18 | 0x1C | CH-L BQ 3 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x1C | 0x1C | CH-L BQ 4 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x20 | 0x1C | CH-L BQ 4 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x24 | 0x1C | CH-L BQ 4 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x28 | 0x1C | CH-L BQ 4 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x2C | 0x1C | CH-L BQ 4 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x30 | 0x1C | CH-L BQ 5 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x34 | 0x1C | CH-L BQ 5 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x38 | 0x1C | CH-L BQ 5 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x3C | 0x1C | CH-L BQ 5 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x40 | 0x1C | CH-L BQ 5 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x44 | 0x1C | CH-L BQ 6 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x48 | 0x1C | CH-L BQ 6 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x4C | 0x1C | CH-L BQ 6 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x50 | 0x1C | CH-L BQ 6 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x54 | 0x1C | CH-L BQ 6 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x58 | 0x1C | CH-L BQ 7 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x5C | 0x1C | CH-L BQ 7 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x60 | 0x1C | CH-L BQ 7 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x64 | 0x1C | CH-L BQ 7 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x68 | 0x1C | CH-L BQ 7 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x6C | 0x1C | CH-L BQ 8 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x70 | 0x1C | CH-L BQ 8 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x74 | 0x1C | CH-L BQ 8 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x78 | 0x1C | CH-L BQ 8 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x7C | 0x1C | CH-L BQ 8 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x08 | 0x1D | CH-L BQ 9 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x0C | 0x1D | CH-L BQ 9 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x10 | 0x1D | CH-L BQ 9 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x14 | 0x1D | CH-L BQ 9 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x18 | 0x1D | CH-L BQ 9 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x1C | 0x1D | CH-L BQ 10 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x20 | 0x1D | CH-L BQ 10 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x24 | 0x1D | CH-L BQ 10 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x28 | 0x1D | CH-L BQ 10 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x2C | 0x1D | CH-L BQ 10 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x30 | 0x1D | CH-L BQ 11 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x34 | 0x1D | CH-L BQ 11 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x38 | 0x1D | CH-L BQ 11 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x3C | 0x1D | CH-L BQ 11 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x40 | 0x1D | CH-L BQ 11 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x44 | 0x1D | CH-L BQ 12 B0 | 4 / 1.31 | 0x7FFFFFFF | Left BQ coefficient |
0x48 | 0x1D | CH-L BQ 12 B1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x4C | 0x1D | CH-L BQ 12 B2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
0x50 | 0x1D | CH-L BQ 12 A1 | 4 / 2.30 | 0x00000000 | Left BQ coefficient |
0x54 | 0x1D | CH-L BQ 12 A2 | 4 / 1.31 | 0x00000000 | Left BQ coefficient |
MAIN EQ RIGHT 12 BQS | |||||
0x58 | 0x1D | CH-R BQ 1 B0 | 4 / 5.27 | 0x7FFFFFFF | Right BQ coefficient |
0x5C | 0x1D | CH-R BQ 1 B1 | 4 / 6.26 | 0x00000000 | Right BQ coefficient |
0x60 | 0x1D | CH-R BQ 1 B2 | 4 / 5.27 | 0x00000000 | Right BQ coefficient |
0x64 | 0x1D | CH-R BQ 1 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x68 | 0x1D | CH-R BQ 1 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x6C | 0x1D | CH-R BQ 2 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x70 | 0x1D | CH-R BQ 2 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x74 | 0x1D | CH-R BQ 2 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x78 | 0x1D | CH-R BQ 2 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x7C | 0x1D | CH-R BQ 2 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x08 | 0x1E | CH-R BQ 3 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x8C | 0x1E | CH-R BQ 3 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x10 | 0x1E | CH-R BQ 3 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x14 | 0x1E | CH-R BQ 3 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x18 | 0x1E | CH-R BQ 3 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x1C | 0x1E | CH-R BQ 4 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x20 | 0x1E | CH-R BQ 4 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x24 | 0x1E | CH-R BQ 4 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x28 | 0x1E | CH-R BQ 4 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x2C | 0x1E | CH-R BQ 4 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x30 | 0x1E | CH-R BQ 5 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x34 | 0x1E | CH-R BQ 5 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x38 | 0x1E | CH-R BQ 5 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x3C | 0x1E | CH-R BQ 5 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x40 | 0x1E | CH-R BQ 5 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x44 | 0x1E | CH-R BQ 6 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x48 | 0x1E | CH-R BQ 6 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x4C | 0x1E | CH-R BQ 6 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x50 | 0x1E | CH-R BQ 6 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x54 | 0x1E | CH-R BQ 6 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x58 | 0x1E | CH-R BQ 7 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x5C | 0x1E | CH-R BQ 7 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x60 | 0x1E | CH-R BQ 7 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x64 | 0x1E | CH-R BQ 7 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x68 | 0x1E | CH-R BQ 7 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x6C | 0x1E | CH-R BQ 8 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x70 | 0x1E | CH-R BQ 8 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x74 | 0x1E | CH-R BQ 8 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x78 | 0x1E | CH-R BQ 8 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x7C | 0x1E | CH-R BQ 8 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x08 | 0x1F | CH-R BQ 9 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x0C | 0x1F | CH-R BQ 9 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x10 | 0x1F | CH-R BQ 9 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x14 | 0x1F | CH-R BQ 9 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x18 | 0x1F | CH-R BQ 9 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x1C | 0x1F | CH-R BQ 10 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x20 | 0x1F | CH-R BQ 10 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x24 | 0x1F | CH-R BQ 10 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x28 | 0x1F | CH-R BQ 10 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x2C | 0x1F | CH-R BQ 10 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x30 | 0x1F | CH-R BQ 11 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x34 | 0x1F | CH-R BQ 11 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x38 | 0x1F | CH-R BQ 11 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x3C | 0x1F | CH-R BQ 11 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x40 | 0x1F | CH-R BQ 11 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x44 | 0x1F | CH-R BQ 12 B0 | 4 / 1.31 | 0x7FFFFFFF | Right BQ coefficient |
0x48 | 0x1F | CH-R BQ 12 B1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x4C | 0x1F | CH-R BQ 12 B2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
0x50 | 0x1F | CH-R BQ 12 A1 | 4 / 2.30 | 0x00000000 | Right BQ coefficient |
0x54 | 0x1F | CH-R BQ 12 A2 | 4 / 1.31 | 0x00000000 | Right BQ coefficient |
MAIN BQ GAIN SCALE AND VOLUME | |||||
0x58 | 0x1F | Left Gain | 4 / 8.24 | 0x01000000 | Gain |
0x5C | 0x1F | Right Gain | 4 / 8.24 | 0x01000000 | Gain |
DPEQ SENSE BQ | |||||
0x6C | 0x1F | BQ B0 | 4 / 1.31 | 0x7FFFFFFF | DPEQ sense BQ coefficient |
0x70 | 0x1F | BQ B1 | 4 / 1.31 | 0x00000000 | DPEQ sense BQ coefficient |
0x74 | 0x1F | BQ B2 | 4 / 1.31 | 0x00000000 | DPEQ sense BQ coefficient |
0x78 | 0x1F | BQ A1 | 4 / 1.31 | 0x00000000 | DPEQ sense BQ coefficient |
0x7C | 0x1F | BQ A2 | 4 / 1.31 | 0x00000000 | DPEQ sense BQ coefficient |
DPEQ HIGH LEVEL PATH BQ | |||||
0x08 | 0x20 | BQ B0 | 4 / 1.31 | 0x7FFFFFFF | DPEQ high BQ coefficient |
0x0C | 0x20 | BQ B1 | 4 / 1.31 | 0x00000000 | DPEQ high BQ coefficient |
0x10 | 0x20 | BQ B2 | 4 / 1.31 | 0x00000000 | DPEQ high BQ coefficient |
0x14 | 0x20 | BQ A1 | 4 / 1.31 | 0x00000000 | DPEQ high BQ coefficient |
0x18 | 0x20 | BQ A2 | 4 / 1.31 | 0x00000000 | DPEQ high BQ coefficient |
DPEQ LOW LEVEL PATH BQ | |||||
0x1C | 0x20 | BQ B0 | 4 / 1.31 | 0x7FFFFFFF | DPEQ low BQ coefficient |
0x20 | 0x20 | BQ B1 | 4 / 1.31 | 0x00000000 | DPEQ low BQ coefficient |
0x24 | 0x20 | BQ B2 | 4 / 1.31 | 0x00000000 | DPEQ low BQ coefficient |
0x28 | 0x20 | BQ A1 | 4 / 1.31 | 0x00000000 | DPEQ low BQ coefficient |
0x2C | 0x20 | BQ A2 | 4 / 1.31 | 0x00000000 | DPEQ low BQ coefficient |
DRC 1 BQ | |||||
0x30 | 0x20 | BQ B0 | 4 / 1.31 | 0x9D8E8900 | DRC 1 BQ coefficient |
0x34 | 0x20 | BQ B1 | 4 / 1.31 | 0x007BFC00 | DRC 1 BQ coefficient |
0x38 | 0x20 | BQ B2 | 4 / 1.31 | 0x007BFC00 | DRC 1 BQ coefficient |
0x3C | 0x20 | BQ A1 | 4 / 1.31 | 0x7040C300 | DRC 1 BQ coefficient |
0x40 | 0x20 | BQ A2 | 4 / 1.31 | 0x9D8E8900 | DRC 1 BQ coefficient |
DRC 2 BQ | |||||
0x44 | 0x20 | BQ B0 | 4 / 1.31 | 0x70BCBF00 | DRC 2 BQ coefficient |
0x48 | 0x20 | BQ B1 | 4 / 1.31 | 0x007BFC00 | DRC 2 BQ coefficient |
0x4C | 0x20 | BQ B2 | 4 / 1.31 | 0x007BFC00 | DRC 2 BQ coefficient |
0x50 | 0x20 | BQ A1 | 4 / 1.31 | 0x7040C300 | DRC 2 BQ coefficient |
0x54 | 0x20 | BQ A2 | 4 / 1.31 | 0x9D8E8900 | DRC 2 BQ coefficient |
DPEQ CONTROL | |||||
0x58 | 0x20 | Alpha | 4 / 1.31 | 0x02DEAD00 | DPEQ Sense Energy Time constant |
0x5C | 0x20 | Gain | 4 / 1.31 | 0x74013901 | DPEQ Threshold Gain |
0x60 | 0x20 | Offset | 4 / 1.31 | 0x0020C49B | DPEQ Threshold Offset |
LEVER METER | |||||
0x64 | 0x20 | Level Meter Alpha | 4 / 1.31 | 0x00A7264A | Level meter Energy Time constant |
DRC SUM | |||||
0x68 | 0x20 | DRC 1 sum | 4 / 1.31 | 0x7FFFFFFF | DRC1 Mixer Gain |
0x6C | 0x20 | DRC 2 sum | 4 / 1.31 | 0x00000000 | DRC2 Mixer Gain |
DRC 1 | |||||
0x70 | 0x20 | DRC1 Energy | 4 / 1.31 | 0x7FFFFFFF | DRC1 Energy Time constant |
0x74 | 0x20 | DRC1 Attack | 4 / 1.31 | 0x7FFFFFFF | DRC1 Attack Time constant |
0x78 | 0x20 | DRC1 Decay | 4 / 1.31 | 0x7FFFFFFF | DRC1 Decay Time constant |
0x7C | 0x20 | K0_1 | 4 / 9.23 | 0x00000000 | DRC1 Region 1 Slope (comp/Exp) |
0x08 | 0x21 | K1_1 | 4 / 9.23 | 0x00000000 | DRC1 Region 2 Slope (comp/Exp) |
0x0C | 0x21 | K2_1 | 4 / 9.23 | 0x00000000 | DRC1 Region 3 Slope (comp/Exp) |
0x10 | 0x21 | T1_1 | 4 / 9.23 | 0xE7000000 | DRC1 Threshold 1 |
0x14 | 0x21 | T2_1 | 4 / 9.23 | 0xFE800000 | DRC1 Threshold 2 |
0x18 | 0x21 | Offset 1 | 4 / 9.23 | 0x00000000 | DRC1 Offset 1 |
0x1C | 0x21 | Offset 2 | 4 / 9.23 | 0x00000000 | DRC1 Offset 2 |
DRC 2 | |||||
0x20 | 0x21 | DRC2 Energy | 4 / 1.31 | 0x7FFFFFFF | DRC2 Energy Time constant |
0x24 | 0x21 | DRC2 Attack | 4 / 1.31 | 0x7FFFFFFF | DRC2 Attack Time constant |
0x28 | 0x21 | DRC2 Decay | 4 / 1.31 | 0x7FFFFFFF | DRC2 Decay Time constant |
0x2C | 0x21 | K0_1 | 4 / 9.23 | 0x00000000 | DRC2 Region 1 Slope (comp/Exp) |
0x30 | 0x21 | K1_1 | 4 / 9.23 | 0x00000000 | DRC2 Region 2 Slope (comp/Exp) |
0x34 | 0x21 | K2_1 | 4 / 9.23 | 0x00000000 | DRC2 Region 3 Slope (comp/Exp) |
0x38 | 0x21 | T1_1 | 4 / 9.23 | 0xE7000000 | DRC2 Threshold 1 |
0x3C | 0x21 | T2_1 | 4 / 9.23 | 0xFE800000 | DRC2 Threshold 2 |
0x40 | 0x21 | Offset 1 | 4 / 9.23 | 0x00000000 | DRC2 Offset 1 |
0x44 | 0x21 | Offset 2 | 4 / 9.23 | 0x00000000 | DRC2 Offset 2 |
FINE VOLUME OUTPUT | |||||
0x48 | 0x21 | Fine volume left | 4 / 2.30 | 0x3FFFFFFF | Left Channel Fine Volume Gain |
0x4C | 0x21 | Fine volume right | 4 / 2.30 | 0x3FFFFFFF | Right Channel Fine Volume Gain |
INPUT MIXER | |||||
0x50 | 0x21 | Left in to left out | 4 / 9.23 | 0x00800000 | Left Channel Mixer Left Input Gain |
0x54 | 0x21 | Right in to left out | 4 / 9.23 | 0x00000000 | Left Channel Mixer Right Input Gain |
0x58 | 0x21 | Left in to right out | 4 / 9.23 | 0x00000000 | Right Channel Mixer Left Input Gain |
0x5C | 0x21 | Right in to right out | 4 / 9.23 | 0x00800000 | Right Channel Mixer Right Input Gain |
DPEQ GAIN SCALE | |||||
0x60 | 0x21 | DPEQ sense scale | 4 / 6.26 | 0x40000000 | DPEQ Sense Input Gain Scale |
BYPASS EQ MUX | |||||
0x64 | 0x21 | 4 / 32.0 | 0x00000000 | ||
GANG LEFT / RIGHT EQ | |||||
0x68 | 0x21 | 4 / 32.0 | 0x00000000 | ||
BYPASS WORKLOAD TO SDOUT | |||||
0x6C | 0x21 | 4 /32.0 | 0x00000000 | ||
BYPASS TO LEVEL METER BIT | |||||
0x70 | 0x21 | 4 / 32.0 | 0x00000000 | ||
THD BOOST | |||||
0x74 | 0x21 | 4 / 9.23 | 0x00400000 | ||
AGL | |||||
0x78 | 0x21 | Attack Threshold | 4 / 5.27 | 0x40000000 | Threshold linear |
0x7C | 0x21 | Softening Filter Alpha | 4 / 1.31 | 0x06153BD1 | AGL Alpha Time constant |
0x08 | 0x22 | Attack Rate | 4 / 1.31 | 0x0001B4E8 | AGL Attack Time constant |
0x0C | 0x22 | AGL Enable | 4 / 1.31 | 0x40000000 | AGL Enable Mux |
0x10 | 0x22 | Chomp | 4 / 1.31 | 0x0020C49C | |
0x14 | 0x22 | Softening Filter Omega | 4 / 1.31 | 0x79EAC42F | AGL Omega Time constant |
0x18 | 0x22 | Release Rate | 4 / 1.31 | 0x00002BB1 | AGL Release Time constant |
0x1C | 0x22 | Volume | 4 / 1.31 | 0x7FFFFFFF | AGL Volume |