SMJ320C6203
- High-Performance Fixed-Point Digital Signal
Processor (DSP) SMJ320C62x™- 5-ns Instruction Cycle Time
- 200-MHz Clock Rate
- Eight 32-Bit Instructions/Cycle
- 1600 Million Instructions per Second (MIPS)
- 429-Pin Ball Grid Array (BGA) Package (GLP
Suffix) - VelociTI™ Advanced Very-Long-Instruction-Word
(VLIW) C62x DSP Core- Eight Highly-Independent Functional Units:
- Six Arithmetic Logic Units (ALUs) (32-/40-
Bit) - Two 16-Bit Multipliers (32-Bit Result)
- Six Arithmetic Logic Units (ALUs) (32-/40-
- Load-Store Architecture With 32 32-Bit
General-Purpose Registers - Instruction Packing Reduces Code Size
- All Instructions Conditional
- Eight Highly-Independent Functional Units:
- Instruction Set Features
- Byte-Addressable (8-, 16-, 32-Bit Data)
- 8-Bit Overflow Protection
- Saturation
- Bit-Field Extract, Set, Clear
- Bit-Counting
- Normalization
- 7Mb On-Chip SRAM
- 3Mb Internal Program/Cache (96K 32-Bit
Instructions) - 4Mb Dual-Access Internal Data (512KB)
- Organized as Two 256KB Blocks for Improved
Concurrency
- 3Mb Internal Program/Cache (96K 32-Bit
- Flexible Phase-Locked-Loop (PLL) Clock
Generator - 32-Bit External Memory Interface (EMIF)
- Glueless Interface to Synchronous Memories:
SDRAM or SBSRAM - Glueless Interface to Asynchronous Memories:
SRAM and EPROM - 52MB Addressable External Memory Space
- Glueless Interface to Synchronous Memories:
- Four-Channel Bootloading Direct-Memory-Access
(DMA) Controller With an Auxiliary Channel - 32-Bit Expansion Bus − Glueless/Low-Glue
- Glueless/Low-Glue Interface to Popular
Synchronous or Asynchronous Microprocessor
Buses- Master/Slave Functionality
- Glueless Interface to Synchronous FIFOs and
Asynchronous Peripherals- Three Multichannel Buffered Serial Ports
(McBSPs)- Direct Interface to T1/E1, MVIP, SCSA
Framers - ST-Bus-Switching Compatible
- Up to 256 Channels Each
- AC97-Compatible
- Serial-Peripheral Interface (SPI) Compatible
(Motorola®)
- Two 32-Bit General-Purpose Timers
- IEEE-1149.1 (JTAG(2)) Boundary-Scan-
Compatible- 0.15-µm/5-Level Metal Process
- CMOS Technology
- 3.3-V I/Os, 1.5-V Internal
- Glueless/Low-Glue Interface to Popular
All trademarks are the property of their respective owners.
The SMJ320C6203 device is part of the SMJ320C62x fixed-point DSP generation in the SMJ320C6000 DSP platform. The C62x DSP devices are based on the high-performance, advanced VelociTI VLIW architecture developed by TI, making these DSPs an excellent choice for multichannel and multifunction applications.
The SMJ320C62x DSP offers cost-effective solutions to high-performance DSP-programming challenges. The SMJ320C6203 has a performance capability of up to 1600 MIPS at a clock rate of 200 MHz. The C6203 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly-independent functional units.
The eight functional units provide six ALUs for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6203 can produce two multiply-accumulates (MACs) per cycle for a total of 400 million MACs per second (MMACS). The C6203 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The C6203 device program memory consists of two blocks, with a 256KB block configured as memory-mapped program space, and the other 128KB block user-configurable as cache or memory-mapped program space. Data memory for the C6203 consists of two 256KB blocks of RAM.
The C6203 device has a powerful and diverse set of peripherals. The peripheral set includes three McBSPs, two general-purpose timers, a 32-bit expansion bus that offers ease of interface to synchronous or asynchronous industry-standard host bus protocols, and a glueless 32-bit EMIF capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.
The C62x devices have a complete set of development tools that includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows debugger interface for visibility into source code execution.
TI 不提供設計支援
此產品沒有 TI 針對新專案提供的持續設計支援，例如新內容或軟體更新。若有提供，您可在此頁面找到相關資訊、工具和軟體。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SMJ320C6203 Fixed-Point Digital Signal Processor datasheet (Rev. A) | PDF | HTML | 2016/5/24 | ||
| * | 勘誤表 | TMS320C6203, TMS320C6203B DSPs Silicon Errata (Silicon Rev. 1.x, 2.x, 3.0, 3.1) (Rev. L) | 2004/2/16 | |||
| * | SMD | SMJ320C6203 SMD 5962-00510 | 2016/6/21 | |||
| 應用說明 | Introduction to TMS320C6000 DSP Optimization | 2011/10/6 | ||||
| 更多文件說明 | SMJ320C6203GLPM20/5962-0051001QXA (Rev. A) | 2002/5/3 | ||||
| 更多文件說明 | Military C6000 DSPs (Rev. A) | 2000/5/8 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TMDSEMU560V2STM-U — XDS560™ 軟體 v2 系統追蹤 USB 偵錯探測器
XDS560v2 是 XDS560™ 系列偵錯探測器中性能最高的，且同時支援傳統 JTAG 標準 (IEEE1149.1) 與 cJTAG (IEEE1149.7)。 請注意，其不支援序列線偵錯 (SWD)。
所有 XDS 偵錯探測器均在所有配備嵌入式追蹤緩衝器 (ETB) 的 ARM 與 DSP 處理器中支援核心與系統追蹤。 對於針腳上的追蹤，則需要 XDS560v2 PRO TRACE。
XDS560v2 透過 MIPI HSPT 60 針腳接頭 (具有用於 TI 14 針腳、TI 20 針腳和 ARM 20 針腳的多轉接器) 連接到目標電路板，並透過 USB2.0 高速 (...)
TMDSEMU560V2STM-UE — XDS560v2 System Trace USB 與乙太網路偵錯探測器
The XDS560v2 is the highest performance of the XDS560™ family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7). Note that it does not support serial wire debug (SWD).
All XDS debug probes support Core and System Trace in all ARM and DSP processors (...)
LB-3P-TRACE32-DSP — 適用於數位訊號處理器 (DSP) 的 Lauterbach TRACE32 偵錯和追蹤系統
Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)
AEC-AER — Acoustic echo cancellation/removal for TI C64x+, C674x, C55x and Cortex®-A8 processors
Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)
C64X-DSPLIB — Download TMS320C64x DSP Library
TMS320C6000 數位訊號處理器函式庫 (DSPLIB) 是適合 C 編程人員的平台最佳化 DSP 函式庫。此函式庫包括可呼叫 C 語言的通用訊號處理常式，通常用於運算密集的即時應用。相較於同等標準 ANSI C 語言程式碼，使用這些常式可以實現更高性能。DSPLIB 透過立即可用的 DSP 功能與原始程式碼，能夠大幅縮短應用程式開發時間。
查看基準測試：DSP 核心基準測試
C67X-DSPLIB — Download TMS320C67x DSP Library
TMS320C6000 數位訊號處理器函式庫 (DSPLIB) 是適合 C 編程人員的平台最佳化 DSP 函式庫。此函式庫包括可呼叫 C 語言的通用訊號處理常式，通常用於運算密集的即時應用。相較於同等標準 ANSI C 語言程式碼，使用這些常式可以實現更高性能。DSPLIB 透過立即可用的 DSP 功能與原始程式碼，能夠大幅縮短應用程式開發時間。
查看基準測試：DSP 核心基準測試
FAXLIB — FAX library (FAXLIB) for C66x, C64x+ and C55x processors
Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)
SPRC122 — C62x/C64x Fast Run-Time Support Library
C62x/64x FastRTS 庫是一款經過最佳化的浮點函式庫，適用於使用 TMS320C62x 或 TMS320C64x 裝置的 C 編程人員。這些常式通常用於計算密集型即時應用，在這些應用中，最佳執行速度至關重要。透過將當前的浮點庫 (RTS) 函式替換為 FastRTS 函式庫，您無需重寫現有的程式碼，即可顯著提高執行速度。
該版本還包括用於 FastRTS 庫提供的函式子集的 C 語言實作。C 程式碼允許使用者內嵌這些函式並獲得顯著改進的性能。
特色
| 單精度和雙精度數學函式 | 單精度和雙精度轉換函式 |
| 浮點加法 | 浮點數轉換為 32 位元有號整數 |
| 32 位元有號整數轉換為浮點數 | |
| 浮點除法 | 浮點數轉換為 (...) |
VOLIB — Voice library (VoLIB) for C66x, C64x+ and C55x processors
Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CFCBGA (GLP) | 429 | Ultra Librarian |