首頁 微控制器 (MCU) 與處理器 微處理器和 DSP 音訊與雷達 DSP SoC
首頁
微控制器 (MCU) 與處理器
微處理器和 DSP
音訊與雷達 DSP SoC

TMS320C6211B

現行

C62x 定點 DSP - 高達 167MHz

立即訂購
產品規格表

TMS320C6211B

現行
產品規格表 立即訂購

產品詳細資料

CPU 32-/64-bit Frequency (MHz) 167 Rating Catalog Operating temperature range (°C) -40 to 105
CPU 32-/64-bit Frequency (MHz) 167 Rating Catalog Operating temperature range (°C) -40 to 105
BGA (ZFN) 256 729 mm² (27 mm × 27 mm) PBGA (GFN) 256 729 mm² (27 mm × 27 mm)
  • Excellent Price/Performance Digital Signal Processors (DSPs): TMS320C62x™ (TMS320C6211 and TMS320C6211B)
    • Eight 32-Bit Instructions/Cycle
    • C6211, C6211B, C6711, and C6711B are Pin-Compatible
    • 150-, 167-MHz Clock Rates
    • 6.7-, 6-ns Instruction Cycle Time
    • 1200, 1333 MIPS
    • Extended Temperature Device (C6211B)
  • VelociTI™ Advanced Very Long Instruction Word (VLIW) C62x™ DSP Core (C6211/11B)
    • Eight Highly Independent Functional Units:
      • Six ALUs (32-/40-Bit)
      • Two 16-Bit Multipliers (32-Bit Results)
    • Load-Store Architecture With 32 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Byte-Addressable (8-, 16-, 32-Bit Data)
    • 8-Bit Overflow Protection
    • Saturation
    • Bit-Field Extract, Set, Clear
    • Bit-Counting
    • Normalization
  • L1/L2 Memory Architecture
    • 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
    • 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
    • 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)
  • Device Configuration
    • Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot
    • Endianness: Little Endian, Big Endian
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to Asynchronous Memories: SRAM and EPROM
    • Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
  • 16-Bit Host-Port Interface (HPI)
    • Access to Entire Memory Map
  • Two Multichannel Buffered Serial Ports (McBSPs)
    • Direct Interface to T1/E1, MVIP, SCSA Framers
    • ST-Bus-Switching Compatible
    • Up to 256 Channels Each
    • AC97-Compatible
    • Serial-Peripheral-Interface (SPI) Compatible (Motorola™)
  • Two 32-Bit General-Purpose Timers
  • Flexible Phase-Locked-Loop (PLL) Clock Generator
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 256-Pin Ball Grid Array (BGA) Package (GFN and ZFN Suffixes)
  • 0.18-µm/5-Level Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.8-V Internal

TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
  • Excellent Price/Performance Digital Signal Processors (DSPs): TMS320C62x™ (TMS320C6211 and TMS320C6211B)
    • Eight 32-Bit Instructions/Cycle
    • C6211, C6211B, C6711, and C6711B are Pin-Compatible
    • 150-, 167-MHz Clock Rates
    • 6.7-, 6-ns Instruction Cycle Time
    • 1200, 1333 MIPS
    • Extended Temperature Device (C6211B)
  • VelociTI™ Advanced Very Long Instruction Word (VLIW) C62x™ DSP Core (C6211/11B)
    • Eight Highly Independent Functional Units:
      • Six ALUs (32-/40-Bit)
      • Two 16-Bit Multipliers (32-Bit Results)
    • Load-Store Architecture With 32 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Byte-Addressable (8-, 16-, 32-Bit Data)
    • 8-Bit Overflow Protection
    • Saturation
    • Bit-Field Extract, Set, Clear
    • Bit-Counting
    • Normalization
  • L1/L2 Memory Architecture
    • 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
    • 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
    • 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)
  • Device Configuration
    • Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot
    • Endianness: Little Endian, Big Endian
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to Asynchronous Memories: SRAM and EPROM
    • Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
  • 16-Bit Host-Port Interface (HPI)
    • Access to Entire Memory Map
  • Two Multichannel Buffered Serial Ports (McBSPs)
    • Direct Interface to T1/E1, MVIP, SCSA Framers
    • ST-Bus-Switching Compatible
    • Up to 256 Channels Each
    • AC97-Compatible
    • Serial-Peripheral-Interface (SPI) Compatible (Motorola™)
  • Two 32-Bit General-Purpose Timers
  • Flexible Phase-Locked-Loop (PLL) Clock Generator
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 256-Pin Ball Grid Array (BGA) Package (GFN and ZFN Suffixes)
  • 0.18-µm/5-Level Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.8-V Internal

TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

The TMS320C62x™ DSPs (including the TMS320C6211/C6211B devices) compose one of the fixed-point DSP families in the TMS320C6000™ DSP platform. The TMS320C6211 (C6211) and TMS320C6211B (C6211B) devices are based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 1333 million instructions per second (MIPS) at a clock rate of 167 MHz, the C6211/C6211B device offers cost-effective solutions to high-performance DSP programming challenges. The C6211/C6211B DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6211/C6211B can produce two multiply-accumulates (MACs) per cycle for a total of 333 million MACs per second (MMACS). The C6211/C6211B DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6211/C6211B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM and asynchronous peripherals.

The C6211/C6211B has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

The TMS320C62x™ DSPs (including the TMS320C6211/C6211B devices) compose one of the fixed-point DSP families in the TMS320C6000™ DSP platform. The TMS320C6211 (C6211) and TMS320C6211B (C6211B) devices are based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 1333 million instructions per second (MIPS) at a clock rate of 167 MHz, the C6211/C6211B device offers cost-effective solutions to high-performance DSP programming challenges. The C6211/C6211B DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6211/C6211B can produce two multiply-accumulates (MACs) per cycle for a total of 333 million MACs per second (MMACS). The C6211/C6211B DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6211/C6211B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM and asynchronous peripherals.

The C6211/C6211B has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.
filter 尋找其它 音訊與雷達 DSP SoC
下載 觀看有字幕稿的影片 影片
TI 不提供設計支援

此產品沒有 TI 針對新專案提供的持續設計支援，例如新內容或軟體更新。若有提供，您可在產品資料夾中找到相關資訊、軟體與工具。您也可以在 TI E2ETM 支援論壇中搜尋封存的資訊。

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 61
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 TMS320C6211, TMS320C6211B Fixed-Point Digital Signal Processors datasheet (Rev. L) 2004/6/9
* 勘誤表 TMS320C6211/TMS320C6211B DSPs Silicon Errata (Revs 1.0, 1.1, 2.1, 2.2, 3.0, 3.1) (Rev. L) 2004/5/28
應用說明 How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) PDF | HTML 2021/5/19
應用說明 Introduction to TMS320C6000 DSP Optimization 2011/10/6
使用指南 TMS320C62x DSP CPU and Instruction Set Reference Guide (Rev. A) 2010/5/20
使用指南 TMS320C6000 DSP Peripherals Overview Reference Guide (Rev. Q) 2009/7/2
應用說明 TMS320C6000 EMIF-to-External SDRAM Interface (Rev. E) 2007/9/4
應用說明 Thermal Considerations for the DM64xx, DM64x, and C6000 Devices 2007/5/20
使用指南 TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (Rev. E) 2007/4/11
使用指南 TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (Rev. G) 2006/12/14
使用指南 TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (Rev. C) 2006/11/15
使用指南 TMS320C6000 CPU and Instruction Set Reference Guide (Rev. G) 2006/7/11
使用指南 TMS320C6000 DSP Host-Post Interface (HPI) Reference Guide (Rev. C) 2006/1/1
應用說明 Migrating from TMS320C6211B/C6711/C6711B and C6713 to TMS320C6713B (Rev. H) 2005/11/11
應用說明 Migrating From TMS320C6211B/C6711/C6711B/C6711C to TMS320C6711D (Rev. H) 2005/11/10
使用指南 TMS320C6000 DSP Power-Down Logic and Modes Reference Guide (Rev. C) 2005/3/1
使用指南 TMS320C6000 DSP 32-bit Timer Reference Guide (Rev. B) 2005/1/25
使用指南 TMS320C621x/C671x DSP Two Level Internal Memory Reference Guide (Rev. B) 2004/6/8
應用說明 TMS320C6000 Tools: Vector Table and Boot ROM Creation (Rev. D) 2004/4/26
應用說明 TMS320C6000 Board Design: Considerations for Debug (Rev. C) 2004/4/21
應用說明 TMS320C6000 McBSP Initialization (Rev. C) 2004/3/8
應用說明 TMS320C621x/TMS320C671x EDMA Architecture 2004/3/5
應用說明 TMS320C621x/671x EDMA Performance Data 2004/3/5
使用指南 TMS320C6000 DSP Designing for JTAG Emulation Reference Guide 2003/7/31
使用指南 TMS320C6000 DSP Cache User's Guide (Rev. A) 2003/5/5
應用說明 Migrating from TMS320C6211 to TMS320C6211B 2003/4/28
應用說明 Using IBIS Models for Timing Analysis (Rev. A) 2003/4/15
應用說明 Extended Precision Radix-4 Fast Fourier Transform Implemented on the TMS320C62x 2002/11/23
應用說明 TMS320C6000 McBSP Interface to an ST-BUS Device (Rev. B) 2002/6/4
應用說明 TMS320C6000 HPI to PCI Interfacing Using the PLX PCI9050 (Rev. C) 2002/4/17
應用說明 TMS320C6000 DMA Example Applications (Rev. A) 2002/4/10
應用說明 TMS320C6000 Board Design for JTAG (Rev. C) 2002/4/2
應用說明 TMS320C6000 EMIF to External Flash Memory (Rev. A) 2002/2/13
應用說明 Using a TMS320C6000 McBSP for Data Packing (Rev. A) 2001/10/31
應用說明 TMS320C6000 Enhanced DMA: Example Applications (Rev. A) 2001/10/24
應用說明 Interfacing theTMS320C6000 EMIFto a PCI Bus Using the AMCC S5933 PCI Controller (Rev. A) 2001/9/30
應用說明 TMS320C6000 Host Port to MC68360 Interface (Rev. A) 2001/9/30
應用說明 Using the TMS320C6000 McBSP as a High Speed Communication Port (Rev. A) 2001/8/31
應用說明 TMS320C6000 Host Port to the i80960 Microprocessors Interface (Rev. A) 2001/8/31
應用說明 TMS320C6000 EMIF to External Asynchronous SRAM Interface (Rev. A) 2001/8/31
應用說明 TMS320C6000 System Clock Circuit Example (Rev. A) 2001/8/15
應用說明 TMS320C6000 McBSP to Voice Band Audio Processor (VBAP) Interface (Rev. A) 2001/7/23
應用說明 TMS320C6000 McBSP: AC'97 Codec Interface (TLV320AIC27) (Rev. A) 2001/7/10
應用說明 TMS320C6000 McBSP: Interface to SPI ROM (Rev. C) 2001/6/30
應用說明 TMS320C6000 Host Port to MPC860 Interface (Rev. A) 2001/6/21
應用說明 TMS320C6000 McBSP: IOM-2 Interface (Rev. A) 2001/5/21
應用說明 ETSI Math Operations in C for the TMS320C62x (Rev. A) 2000/11/13
應用說明 TMS320C621x/C671x EDMA Queue Management Guidelines 2000/11/7
應用說明 Optimizing JPEG on the TMS320C6211 2-Level Cache DSP 2000/9/13
應用說明 Circular Buffering on TMS320C6000 (Rev. A) 2000/9/12
應用說明 TMS320C6000 McBSP as a TDM Highway (Rev. A) 2000/9/11
應用說明 MPEG-2 Video Decoder: TMS320C62x (TM) DSP Implementation 2000/2/29
應用說明 TMS320C6000 u-Law and a-Law Companding with Software or the McBSP 2000/2/2
應用說明 General Guide to Implement Logarithmic and Exponential Operations on Fixed-Point 2000/1/31
應用說明 G.723.1 Dual Rate Speech Coder: Multichannel TMS320C62x Implementation (Rev. B) 2000/1/4
應用說明 GSM Enhanced Full Rate Speech Coder: Multichannel TMS320C62x Implementation (Rev. B) 2000/1/4
應用說明 IS-127 Enhanced Var Rate Speech Coder:Multichannel TMS320C62x Implementation (Rev. B) 2000/1/4
應用說明 G.729/A Speech Coder: Multichannel TMS320C62x Implementation (Rev. B) 2000/1/4
應用說明 TMS320C6000 C Compiler: C Implementation of Intrinsics 1999/12/7
應用說明 TMS320C6000 McBSP: I2S Interface 1999/9/8
應用說明 On the Implementation of MPEG-4 Motion Compensation Using the TMS320C62x 1999/7/29

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

偵錯探測器

LB-3P-TRACE32-DSP — 適用於數位訊號處理器 (DSP) 的 Lauterbach TRACE32 偵錯和追蹤系統

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

從：Lauterbach GmbH
支援產品和硬體
驅動程式或資料庫

AEC-AER — Acoustic echo cancellation/removal for TI C64x+, C674x, C55x and Cortex®-A8 processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

支援產品和硬體
驅動程式或資料庫

C64X-DSPLIB — Download TMS320C64x DSP Library

TMS320C6000 數位訊號處理器函式庫 (DSPLIB) 是適合 C 編程人員的平台最佳化 DSP 函式庫。此函式庫包括可呼叫 C 語言的通用訊號處理常式，通常用於運算密集的即時應用。相較於同等標準 ANSI C 語言程式碼，使用這些常式可以實現更高性能。DSPLIB 透過立即可用的 DSP 功能與原始程式碼，能夠大幅縮短應用程式開發時間。

查看基準測試：DSP 核心基準測試

支援產品和硬體
驅動程式或資料庫

C67X-DSPLIB — Download TMS320C67x DSP Library

TMS320C6000 數位訊號處理器函式庫 (DSPLIB) 是適合 C 編程人員的平台最佳化 DSP 函式庫。此函式庫包括可呼叫 C 語言的通用訊號處理常式，通常用於運算密集的即時應用。相較於同等標準 ANSI C 語言程式碼，使用這些常式可以實現更高性能。DSPLIB 透過立即可用的 DSP 功能與原始程式碼，能夠大幅縮短應用程式開發時間。

查看基準測試：DSP 核心基準測試

支援產品和硬體
驅動程式或資料庫

FAXLIB — FAX library (FAXLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

支援產品和硬體
驅動程式或資料庫

SPRC122 — C62x/C64x Fast Run-Time Support Library

C62x/64x FastRTS 庫是一款經過最佳化的浮點函式庫，適用於使用 TMS320C62x 或 TMS320C64x 裝置的 C 編程人員。這些常式通常用於計算密集型即時應用，在這些應用中，最佳執行速度至關重要。透過將當前的浮點庫 (RTS) 函式替換為 FastRTS 函式庫，您無需重寫現有的程式碼，即可顯著提高執行速度。

該版本還包括用於 FastRTS 庫提供的函式子集的 C 語言實作。C 程式碼允許使用者內嵌這些函式並獲得顯著改進的性能。

特色

單精度和雙精度數學函式單精度和雙精度轉換函式
浮點加法浮點數轉換為 32 位元有號整數
32 位元有號整數轉換為浮點數
浮點除法浮點數轉換為 (...)
支援產品和硬體
驅動程式或資料庫

VOLIB — Voice library (VoLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

支援產品和硬體
模擬型號

C6211B GFN Rev 3.0 BSDL Model (Rev. B)

SPRM036A (5 KB) - BSDL 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
BGA (ZFN) 256 Ultra Librarian
PBGA (GFN) 256 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片