产品详情

Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 4.5 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15 BW at Acl (MHz) 370 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 2800 Architecture Bipolar, Fully Differential ADC Driver Vn at flatband (typ) (nV√Hz) 6.8 Iq per channel (typ) (mA) 23 Rail-to-rail No Vos (offset voltage at 25°C) (max) (mV) 4 Operating temperature range (°C) -40 to 85 Iout (typ) (mA) 120 2nd harmonic (dBc) 83 3rd harmonic (dBc) 97 Frequency of harmonic distortion measurement (MHz) 8 GBW (typ) (MHz) 300 Input bias current (max) (pA) 4600000 Features Shutdown CMRR (typ) (dB) 80 Rating Catalog
Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 4.5 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 15 BW at Acl (MHz) 370 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 2800 Architecture Bipolar, Fully Differential ADC Driver Vn at flatband (typ) (nV√Hz) 6.8 Iq per channel (typ) (mA) 23 Rail-to-rail No Vos (offset voltage at 25°C) (max) (mV) 4 Operating temperature range (°C) -40 to 85 Iout (typ) (mA) 120 2nd harmonic (dBc) 83 3rd harmonic (dBc) 97 Frequency of harmonic distortion measurement (MHz) 8 GBW (typ) (MHz) 300 Input bias current (max) (pA) 4600000 Features Shutdown CMRR (typ) (dB) 80 Rating Catalog
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) HVSSOP (DGN) 8 14.7 mm² (3 mm × 4.9 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • Fully Differential Architecture
  • Bandwidth: 370 MHz
  • Slew Rate: 2800 V/µs
  • IMD3: -95 dBc at 30 MHz
  • OIP3: 51 dBm at 30 MHz
  • Output Common-Mode Control
  • Wide Power Supply Voltage Range: 5 V, ±5 V, 12 V, 15 V
  • Centered Input Common-Mode Range
  • Power-Down Capability (THS4502)
  • Evaluation Module Available
  • Fully Differential Architecture
  • Bandwidth: 370 MHz
  • Slew Rate: 2800 V/µs
  • IMD3: -95 dBc at 30 MHz
  • OIP3: 51 dBm at 30 MHz
  • Output Common-Mode Control
  • Wide Power Supply Voltage Range: 5 V, ±5 V, 12 V, 15 V
  • Centered Input Common-Mode Range
  • Power-Down Capability (THS4502)
  • Evaluation Module Available

The THS4502 and THS4503 are high-performance fully differential amplifiers from Texas Instruments. The THS4502, featuring power-down capability, and the THS4503, without power-down capability, set new performance standards for fully differential amplifiers with unsurpassed linearity, supporting 14-bit operation through 40 MHz. Package options include the 8-pin SOIC and the 8-pin MSOP with PowerPAD for a smaller footprint, enhanced ac performance, and improved thermal dissipation capability.

The THS4502 and THS4503 are high-performance fully differential amplifiers from Texas Instruments. The THS4502, featuring power-down capability, and the THS4503, without power-down capability, set new performance standards for fully differential amplifiers with unsurpassed linearity, supporting 14-bit operation through 40 MHz. Package options include the 8-pin SOIC and the 8-pin MSOP with PowerPAD for a smaller footprint, enhanced ac performance, and improved thermal dissipation capability.

下载 观看带字幕的视频 视频

您可能感兴趣的相似产品

open-in-new 比较替代产品
功能与比较器件相同且具有相同引脚。
LMH6551 正在供货 370MHz 差分高速运算放大器 Lower power (12.5 mA), lower noise (6 nV/rtHz), wider temperature range (-40 C to 85 C), and lower offset drift (0.8 uV/C)

技术文档

未找到结果。请清除搜索并重试。
查看全部 4
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 THS4502, THS4503 Wideband, Low-Distortion Fully Differential Amplifiers. 数据表 (Rev. E) 2011-10-7
电子书 The Signal e-book: 有关运算放大器设计主题的博客文章汇编 PDF | HTML 英语版 PDF | HTML 2018-1-31
模拟设计期刊 Analysis of fully differential amplifiers 2005-3-11
模拟设计期刊 Fully differential amplifiers applications:Line termination,driving high-speed.. 2005-3-2

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

THS4503 PSpice Model (Rev. A)

SLOJ157A.ZIP (41 KB) - PSpice 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SOIC (D) 8 Ultra Librarian
HVSSOP (DGN) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频