TB5D1M

正在供货

5V、四路 PECL 接收器

产品详情

Function Driver Protocols PECL Number of transmitters 4 Number of receivers 0 Signaling rate (Mbps) 150 Input signal TTL Output signal PECL Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols PECL Number of transmitters 4 Number of receivers 0 Signaling rate (Mbps) 150 Input signal TTL Output signal PECL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (DW) 16 106.09 mm² (10.3 mm × 10.3 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • Functional Replacements for the Agere BDG1A, BPNGA and BDGLA
  • Pin-Equivalent to the General-Trade 26LS31 Device
  • 2.0 ns Maximum Propagation Delays
  • 0.15 ns Output Skew Typical Between ± Pairs
  • Capable of Driving 50- Loads
  • 5.0-V or 3.3-V Supply Operation
  • TB5D1M Includes Surge Protection on
    Differential Outputs
  • TB5D2H No Line Loading When VCC = 0
  • Third State Output Capability
  • -40°C to 85°C Operating Temp Range
  • ESD Protection HBM > 3 kV and CDM > 2 kV
  • Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Packages
  • APPLICATIONS
    • Digital Data or Clock Transmission Over
      Balanced Transmission Lines

  • Functional Replacements for the Agere BDG1A, BPNGA and BDGLA
  • Pin-Equivalent to the General-Trade 26LS31 Device
  • 2.0 ns Maximum Propagation Delays
  • 0.15 ns Output Skew Typical Between ± Pairs
  • Capable of Driving 50- Loads
  • 5.0-V or 3.3-V Supply Operation
  • TB5D1M Includes Surge Protection on
    Differential Outputs
  • TB5D2H No Line Loading When VCC = 0
  • Third State Output Capability
  • -40°C to 85°C Operating Temp Range
  • ESD Protection HBM > 3 kV and CDM > 2 kV
  • Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Packages
  • APPLICATIONS
    • Digital Data or Clock Transmission Over
      Balanced Transmission Lines

These quad differential drivers are TTL input to pseudo-ECL differential output used for digital data transmission over balanced transmission lines.

The TB5D1M device is a pin and functional replacement for the Agere systems BDG1A and BPNGA quad differential drivers. The TB5D1M has a built-in lightning protection circuit to absorb large transitions on the transmission lines without destroying the device. When the circuit is powered down it loads the transmission line, because of the protection circuit.

The TB5D2H device is a pin and functional replacement for the Agere systems BDG1A and BDGLA quad differential drivers. Upon power down the TB5D2H output circuit appears as an open circuit and does not load the transmission line.

Both drivers feature a 3-state output with a third-state level of less than 0.1 V.

The packaging options available for these quad differential line drivers include a 16-pin SOIC gull-wing (DW) and a 16-pin SOIC (D) package.

Both drivers are characterized for operation from -40°C to 85°C

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to VCC to ensure a logical high level input if the inputs are open circuited.

These quad differential drivers are TTL input to pseudo-ECL differential output used for digital data transmission over balanced transmission lines.

The TB5D1M device is a pin and functional replacement for the Agere systems BDG1A and BPNGA quad differential drivers. The TB5D1M has a built-in lightning protection circuit to absorb large transitions on the transmission lines without destroying the device. When the circuit is powered down it loads the transmission line, because of the protection circuit.

The TB5D2H device is a pin and functional replacement for the Agere systems BDG1A and BDGLA quad differential drivers. Upon power down the TB5D2H output circuit appears as an open circuit and does not load the transmission line.

Both drivers feature a 3-state output with a third-state level of less than 0.1 V.

The packaging options available for these quad differential line drivers include a 16-pin SOIC gull-wing (DW) and a 16-pin SOIC (D) package.

Both drivers are characterized for operation from -40°C to 85°C

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to VCC to ensure a logical high level input if the inputs are open circuited.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 1
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 TB5D1M, TB5D2H: Quad Differential PECL Drivers 数据表 (Rev. C) 2008-1-18

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

仿真模型

TB5D1M3VD IBIS Model

SLLC165.ZIP (6 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1M3VDW IBIS Model

SLLC166.ZIP (6 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1M5VD IBIS Model

SLLC167.ZIP (7 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1M5VDW IBIS Model

SLLC168.ZIP (7 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1MD IBIS Model 3.3V Operation Only

SLLC194.ZIP (9 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1MD IBIS Model 5V Operation Only

SLLC190.ZIP (9 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1MDW IBIS Model 3.3V Operation Only

SLLC195.ZIP (9 KB) - IBIS 模型
支持的产品和硬件
仿真模型

TB5D1MDW IBIS Model 5V Operation Only

SLLC191.ZIP (9 KB) - IBIS 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
SOIC (DW) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian

订购和质量

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频