SN65LVDS100
- Designed for Signaling Rates ≥ 2 Gbps
- Total Jitter < 65 ps
- Low-Power Alternative for the MC100EP16
- Low 100-ps (Maximum) Part-to-Part Skew
- 25 mV of Receiver Input Threshold Hysteresis
Over 0-V to 4-V Input Voltage Range - Inputs Electrically Compatible With LVPECL,
CML, and LVDS Signal Levels - 3.3-V Supply Operation
- LVDT Integrates 110-Ω Terminating Resistor
- Offered in SOIC and MSOP
The SN65LVDS100, SN65LVDT100, SN65LVDS101, and SN65LVDT101 are high-speed differential receivers and drivers connected as repeaters. The receiver accepts low-voltage differential signaling (LVDS), positive-emitter-coupled logic (PECL), or current-mode logic (CML) input signals at rates up to 2 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.
The outputs of the SN65LVDS100 and SN65LVDT100 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDS101 and SN65LVDT101 are compatible with 3.3-V PECL levels. Both drive differential transmission lines with nominally 100-Ω characteristic impedance.
The SN65LVDT100 and SN65LVDT101 include a 110-Ω differential line termination resistor for less board space, fewer components, and the shortest stub length possible. They do not include the VBB voltage reference found in the SN65LVDS100 and SN65LVDS101. VBB provides a voltage reference of typically 1.35 V below VCC for use in receiving single-ended input signals and is particularly useful with single-ended 3.3-V PECL inputs. When VBB is not used, it should be unconnected or open.
All devices are characterized for operation from –40°C to 85°C.
您可能感兴趣的相似产品
功能与比较器件相似。
技术文档
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SN65LVDx10x Differential Translator/Repeater 数据表 (Rev. E) | PDF | HTML | 2015-7-20 | ||
| 应用简报 | How to Use a 3.3-V LVDS Buffer as a Low-Voltage LVDS Driver | 2019-1-9 | ||||
| 应用手册 | Signaling Rate vs. Distance for Differential Buffers | 2010-1-26 | ||||
| 应用手册 | AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C) | 2007-10-17 | ||||
| 应用手册 | DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML | 2003-2-19 | ||||
| 更多文献资料 | HPL EVM Program | 2002-8-29 |
设计与开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
SN65CML100EVM — SN65CML100 评估模块]]
The EVM allows evaluation of operation of theSN65LVDS100/101 or SN65CML100 high-speed differential translators/repeaters. Differential input signals (LVDS, LVPECL, CML, etc.) can be applied and the device output can beobserved across on board terminations, or via direct connection to 50-ohm (...)
SN65LVDS100EVM — SN65LVDS100 评估模块
The EVM allows evaluation of operation of the SN65LVDS100/101 or SN65CML100 high-speed differential translators/repeaters. Differential input signals (LVDS, LVPECL, CML, etc.) can be applied and the device output can be observed across on board terminations, or via direct connection to (...)
PMP9767 — 适用于 12 位 500MSPS ADC 的高效无 LDO 电源参考设计
数据转换器的电气性能取决于其电源电压的清洁度。线性稳压器 (LDO) 很常用，但效率低、功率损耗高，不适合便携式应用。
改用开关模式电源 (SMPS)（例如 TPS62231 及 TPS62237）是一种具有成本效益且高效的电源解决方案。此类解决方案不会降低 12 位 ADS540x 系列模数转换器 (ADC) 的性能，并且不会浪费过多功耗。测试报告展示了两种电源之间的信噪比 (SNR) 及无杂散动态范围 (SFDR) 比较，并展示了相同的性能。
TIDA-00074 — 宽带射频转数字复数接收器反馈信号链
这是一个宽带复数接收器参考设计和评估平台，非常适合用作发送器数字预失真的反馈接收器。EVM 信号链非常适合高中频 (IF) 复数反馈应用，包含一个复数解调器、TI 的 LMH6521 双通道 DVGA 和 ADS5402 12 位 800-MSPS 双通道 ADC。通过修改板载滤波器元件，针对各种频率计划配置信号链。此 EVM 还包括 TI 的 LMK04808 双 PLL 时钟抖动清除器和发生器，能提供板载低噪声时钟解决方案。LMH6521 DVGA 增益通过 GUI 进行控制，或通过带有 FPGA 的高速连接器进行控制。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| VSSOP (DGK) | 8 | Ultra Librarian |
| SOIC (D) | 8 | Ultra Librarian |
订购和质量
推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。