SCAN921260
- IEEE 1149.1 (JTAG) Compliant and At-Speed BIST Test Modes
- Deserializes One to Six BusLVDS Input Serial Data Streams With Embedded Clocks
- Seven Selectable Serial Inputs to Support N+1 Redundancy of Deserialized Streams
- Seventh Channel Has Single Pin Monitor Output That Reflects Input From Seventh Channel Input
- Parallel Clock Rate Up To 66 MHz
- On Chip Filtering for PLL
- High Impedance Inputs Upon Power Off (Vcc = 0V)
- Single Power Supply at +3.3V
- 196-Pin NFBGA Package (Low-Profile Ball Grid Array) Package
- Industrial Temperature Range Operation: −40 to +85
All trademarks are the property of their respective owners.
The SCAN921260 integrates six deserializer devices into a single chip. The SCAN921260 can simultaneously deserialize up to six data streams that have been serialized by the Texas Instruments SCAN921023 Bus LVDS serializer. The device also includes a seventh serial input channel that serves as a redundant input.
Each deserializer block in the SCAN921260 operates independently with its own clock recovery circuitry and lock-detect signaling.
The SCAN921260 uses a single +3.3V power supply with an estimated power dissipation of 1.2W at 3.3V with a PRBS-15 pattern. Refer to the Connection Diagrams for packaging information.
您可能感兴趣的相似产品
功能与比较器件相同但引脚有所不同。
技术文档
未找到结果。请清除搜索并重试。
查看全部 2
| 顶层文档 | 类型 | 标题 | 格式选项 | 下载最新的英语版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 数据表 | SCAN921260 X6 1:10 Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST 数据表 (Rev. F) | 2013-4-15 | |||
| 应用手册 | How to Validate BLVDS SER/DES Signal Integrity Using an Eye Mask (Rev. A) | 2013-4-26 |
设计与开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| NFBGA (NZH) | 196 | Ultra Librarian |