主页 接口 其他接口
主页
接口
其他接口

LM2502

正在供货

Mobile Pixel Link (MPL) 显示接口串行器和解串器

立即订购
数据表

LM2502

正在供货
数据表 立即订购

产品详情

Protocols Catalog Rating Catalog Operating temperature range (°C) -30 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -30 to 85
WQFN (RSB) 40 25 mm² (5 mm × 5 mm)
  • >300 Mbps Dual Link Raw Throughput
  • MPL Physical Layer (MPL-0)
  • Pin Selectable Master / Slave Mode
  • Frequency Reference Transport
  • Complete LVCMOS / MPL Translation
  • Interface Modes:
    • 16-bit CPU, i80 or m68 Style
    • RGB565 with Glue Logic
  • −30°C to 85°C Operating Range
  • Link Power Down Mode Reduces IDDZ < 10 µA
  • Dual Display Support (CS1* & CS2*)
  • Via-less MPL Interconnect Feature
  • 3.0V Supply Voltage (VDD and VDDA)
  • Interfaces to 1.7V to 3.3V Logic (VDDIO)

All trademarks are the property of their respective owners.

  • >300 Mbps Dual Link Raw Throughput
  • MPL Physical Layer (MPL-0)
  • Pin Selectable Master / Slave Mode
  • Frequency Reference Transport
  • Complete LVCMOS / MPL Translation
  • Interface Modes:
    • 16-bit CPU, i80 or m68 Style
    • RGB565 with Glue Logic
  • −30°C to 85°C Operating Range
  • Link Power Down Mode Reduces IDDZ < 10 µA
  • Dual Display Support (CS1* & CS2*)
  • Via-less MPL Interconnect Feature
  • 3.0V Supply Voltage (VDD and VDDA)
  • Interfaces to 1.7V to 3.3V Logic (VDDIO)

All trademarks are the property of their respective owners.

The LM2502 device is a dual link display interface SERDES that adapts existing CPU / video busses to a low power current-mode serial MPL link. The chipset may also be used for a RGB565 application with glue logic. The interconnect is reduced from 22 signals to only 3 active signals with the LM2502 chipset easing flex interconnect design, size and cost.

The Master Serializer (SER) resides beside an application processor or baseband processor and translates a parallel bus from LVCMOS levels to serial MPL levels for transmission over a flex cable and PCB traces to the Slave Deserializer (DES) located near the display module.

Dual display support is provided for a primary and sub display through the use of two ChipSelect signals. A Mode pin selects either a i80 or m68 style interface.

The Power_Down (PD*) input controls the power state of the MPL interface. When PD* is asserted, the MD1/0 and MC signals are powered down to save current.

The LM2502 implements the physical layer of the MPL Standard (MPL-0). The LM2502 is offered in NOPB (Lead-free) NFBGA and WQFN packages.

The LM2502 device is a dual link display interface SERDES that adapts existing CPU / video busses to a low power current-mode serial MPL link. The chipset may also be used for a RGB565 application with glue logic. The interconnect is reduced from 22 signals to only 3 active signals with the LM2502 chipset easing flex interconnect design, size and cost.

The Master Serializer (SER) resides beside an application processor or baseband processor and translates a parallel bus from LVCMOS levels to serial MPL levels for transmission over a flex cable and PCB traces to the Slave Deserializer (DES) located near the display module.

Dual display support is provided for a primary and sub display through the use of two ChipSelect signals. A Mode pin selects either a i80 or m68 style interface.

The Power_Down (PD*) input controls the power state of the MPL interface. When PD* is asserted, the MD1/0 and MC signals are powered down to save current.

The LM2502 implements the physical layer of the MPL Standard (MPL-0). The LM2502 is offered in NOPB (Lead-free) NFBGA and WQFN packages.
filter 查找其他 其他接口
下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 2
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 LM2502 Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer 数据表 (Rev. L) 2013-5-2
应用手册 Mobile Pixel Link Level-0 2012-3-20

设计与开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

封装 引脚 CAD 符号、封装和 3D 模型
WQFN (RSB) 40 Ultra Librarian
适用于评估类项目的 TI 标准条款与条件。

订购和质量

支持和培训

视频