DS92LX1622

正在供货

具有双向控制通道的 10MHz 至 50MHz 直流平衡 Channel Link III 解串器

产品详情

Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (RTA) 40 36 mm² (6 mm × 6 mm)
  • Configurable Data Throughput
    • 12–bit (min) up to 600 Mbits/sec
    • 16–bit (def) up to 800 Mbits/sec
    • 18–bit (max) up to 900 Mbits/sec
  • 10 MHz to 50 MHz Input Clock Support
  • Embedded Clock with DC Balanced Coding to
    Support AC-Coupled Interconnects
  • Capable to Drive up to 10 Meters Shielded
    Twisted-Pair
  • Bi-Directional Control Interface Channel with
    I2C Support
  • I2C Interface for Device
    Configuration. Single-pin ID Addressing
  • 16–bit Data Payload with CRC (Cyclic
    Redundancy Check) for Checking Data Integrity
    with Programmable Data Transmission Error
    Detection and Interrupt Control
  • Up to 6 Programmable GPIO’s
  • AT-SPEED BIST Diagnosis Feature to Validate
    Link Integrity
  • Individual Power-Down Controls for Both SER
    and DES
  • User-Selectable Clock Edge for Parallel Data
    on Both SER and DES
  • Integrated Termination Resistors
  • 1.8V- or 3.3V-Compatible Parallel Bus Interface
  • Single Power Supply at 1.8V
  • IEC 61000–4–2 ESD Compliant
  • No Reference Clock Required on Deserializer
  • Programmable Receive Equalization
  • LOCK Output Reporting Pin to Ensure Link
    Status
  • EMI/EMC Mitigation
    • DES Programmable Spread Spectrum (SSCG)
      Outputs
    • DES Receiver Staggered Outputs
  • Temperature Range −40°C to +85°C
  • SER Package: 32 Pin WQFN (5mm × 5mm)
  • DES Package: 40 Pin WQFN (6mm × 6mm)
  • Configurable Data Throughput
    • 12–bit (min) up to 600 Mbits/sec
    • 16–bit (def) up to 800 Mbits/sec
    • 18–bit (max) up to 900 Mbits/sec
  • 10 MHz to 50 MHz Input Clock Support
  • Embedded Clock with DC Balanced Coding to
    Support AC-Coupled Interconnects
  • Capable to Drive up to 10 Meters Shielded
    Twisted-Pair
  • Bi-Directional Control Interface Channel with
    I2C Support
  • I2C Interface for Device
    Configuration. Single-pin ID Addressing
  • 16–bit Data Payload with CRC (Cyclic
    Redundancy Check) for Checking Data Integrity
    with Programmable Data Transmission Error
    Detection and Interrupt Control
  • Up to 6 Programmable GPIO’s
  • AT-SPEED BIST Diagnosis Feature to Validate
    Link Integrity
  • Individual Power-Down Controls for Both SER
    and DES
  • User-Selectable Clock Edge for Parallel Data
    on Both SER and DES
  • Integrated Termination Resistors
  • 1.8V- or 3.3V-Compatible Parallel Bus Interface
  • Single Power Supply at 1.8V
  • IEC 61000–4–2 ESD Compliant
  • No Reference Clock Required on Deserializer
  • Programmable Receive Equalization
  • LOCK Output Reporting Pin to Ensure Link
    Status
  • EMI/EMC Mitigation
    • DES Programmable Spread Spectrum (SSCG)
      Outputs
    • DES Receiver Staggered Outputs
  • Temperature Range −40°C to +85°C
  • SER Package: 32 Pin WQFN (5mm × 5mm)
  • DES Package: 40 Pin WQFN (6mm × 6mm)

The DS92LX1621 / DS92LX1622 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex back channel for data transmission over a single differential pair. The Serializer/Deserializer pair is targeted for direct connections between automotive camera systems and Host Controller/Electronic Control Unit (ECU). The primary transport sends 16 bits of image data over a single high-speed serial stream together with a low latency bi-directional control channel transport that supports I2C. Included with the 16-bit payload is a selectable data integrity option for CRC (Cyclic Redundancy Check) or parity bit to monitor transmission link errors. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional control information without the dependency of video blanking intervals. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

In addition, the Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The sleep function provides a power-savings mode and a remote wake up interrupt for signaling of a remote device.

The Serializer is offered in a 32-pin WQFN package, and Deserializer is offered in a 40-pin WQFN package.

The DS92LX1621 / DS92LX1622 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex back channel for data transmission over a single differential pair. The Serializer/Deserializer pair is targeted for direct connections between automotive camera systems and Host Controller/Electronic Control Unit (ECU). The primary transport sends 16 bits of image data over a single high-speed serial stream together with a low latency bi-directional control channel transport that supports I2C. Included with the 16-bit payload is a selectable data integrity option for CRC (Cyclic Redundancy Check) or parity bit to monitor transmission link errors. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional control information without the dependency of video blanking intervals. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

In addition, the Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The sleep function provides a power-savings mode and a remote wake up interrupt for signaling of a remote device.

The Serializer is offered in a 32-pin WQFN package, and Deserializer is offered in a 40-pin WQFN package.

下载 观看带字幕的视频 视频

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

LX16EVK01 — LX16EVK01 评估板

The LX16EVK01 is an evaluation kit designed to demonstrate the performance and capabilities of the DS92LX1621 and DS92LX1622 Channel Link III Serializer/Deserializer chipset.

The DS92LX1621 serializer board accepts LVCMOS input signals for the high speed forward channel and provides additional (...)
支持的产品和硬件
有库存
限制:
??asset.out-of-stock-ti_zh_CN??
无货
仿真模型

DS92LX1622 IBIS Model

SNLM104.ZIP (140 KB) - IBIS 模型
支持的产品和硬件
封装 引脚 CAD 符号、封装和 3D 模型
WQFN (RTA) 40 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频