DS90C032

正在供货

LVDS 四路 CMOS 差分线路接收器

可提供此产品的更新版本

open-in-new 比较替代产品
功能与比较器件相同且具有相同引脚。
DS90C032B 正在供货 LVDS 四路 CMOS 差分线路接收器 Cost optimized and industrial temperature range option

产品详情

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 155.5 Input signal LVDS Output signal TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 4 Signaling rate (Mbps) 155.5 Input signal LVDS Output signal TTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • >155.5 Mbps (77.7 MHz) switching rates
  • Accepts small swing (350 mV) differential signal levels
  • Ultra low power dissipation
  • 600 ps maximum differential skew (5V, 25°C)
  • 6.0 ns maximum propagation delay
  • Industrial operating temperature range
  • Military operating temperature range option
  • Available in surface mount packaging (SOIC) and (LCCC)
  • Pin compatible with DS26C32A, MB570 (PECL), and 41LF (PECL)
  • Supports OPEN input fail-safe
  • Supports short and terminated input fail-safe with the addition of external failsafe biasing
  • Compatible with IEEE 1596.3 SCI LVDS standard
  • Conforms to ANSI/TIA/EIA-644 LVDS standard
  • Available to Standard Microcircuit Drawing (SMD) 5962-95834

All trademarks are the property of their respective owners.

  • >155.5 Mbps (77.7 MHz) switching rates
  • Accepts small swing (350 mV) differential signal levels
  • Ultra low power dissipation
  • 600 ps maximum differential skew (5V, 25°C)
  • 6.0 ns maximum propagation delay
  • Industrial operating temperature range
  • Military operating temperature range option
  • Available in surface mount packaging (SOIC) and (LCCC)
  • Pin compatible with DS26C32A, MB570 (PECL), and 41LF (PECL)
  • Supports OPEN input fail-safe
  • Supports short and terminated input fail-safe with the addition of external failsafe biasing
  • Compatible with IEEE 1596.3 SCI LVDS standard
  • Conforms to ANSI/TIA/EIA-644 LVDS standard
  • Available to Standard Microcircuit Drawing (SMD) 5962-95834

All trademarks are the property of their respective owners.

TheDS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology.

TheDS90C032 accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs. The receiver also supports OPEN, shorted, and terminated (100Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.

TheDS90C032 and companion line driver (DS90C031) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.

TheDS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology.

TheDS90C032 accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE function that may be used to multiplex outputs. The receiver also supports OPEN, shorted, and terminated (100Ω) input Failsafe with the addition of external failsafe biasing. Receiver output will be HIGH for both Failsafe conditions.

TheDS90C032 and companion line driver (DS90C031) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.

下载 观看带字幕的视频 视频

技术文档

未找到结果。请清除搜索并重试。
查看全部 5
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 DS90C032 LVDS Quad CMOS Differential Line Receiver 数据表 (Rev. D) 2013-4-12
应用简报 How Far, How Fast Can You Operate LVDS Drivers and Receivers? 2018-8-3
应用简报 How to Terminate LVDS Connections with DC and AC Coupling 2018-5-16
应用手册 AN-1110 LVDS Quad Dynamic I CC vs Frequency 2004-5-15
应用手册 An Overview of LVDS Technology 1998-10-5

设计与开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

封装 引脚 CAD 符号、封装和 3D 模型
SOIC (D) 16 Ultra Librarian

订购和质量

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

可获得 TI 工程师技术支持的 TI E2E™ 论坛

所有内容均由 TI 和社区贡献者按“原样”提供,并不构成 TI 规范。请参阅使用条款

如果您对质量、包装或订购 TI 产品有疑问,请参阅 TI 支持。​​​​​​​​​​​​​​

视频